Abstract
Computer vision and digital image processing require a large amount of computation. A complete vision system, such as VISIONS [17], requires many number-crunching operations at the low level and sophisticated decision making at high-level. The advances in LSI and VLSI circuits have influenced researchers in computer vision and digital image processing. Many approaches for fast image processing using a network of processors have been presented [1–3,6,7,17]. However, parallelism has been applied mostly to those problems that are well defined or where use of partitioning is obvious. The problems encountered in the real world are serial in nature and it is difficult to incorporate parallelism directly.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
K. Batcher, “MPP-A Massively Parallel Processor,” Proceedings of the 1979 International Conference on Parallel Processing, August 21–24, 1979, p. 249, also IEEE Transactions on Computers, Vol. C-29, No. 9, Sept. 1980, pp. 836–840.
F.A. Briggs, K.S. Fu, K. Hwang and J. Patel, “PM: A Reconfigurable Multiprocessor System for Pattern Recognition and Image Processing,” Proc. of NCC, AFIPS, pp. 255–266, June 1979.
L.S. Davis, “Computer Architecture for Image Processing,” Proc. of Picture Data Description and Management, Aug. 27–28, 1980, pp. 249–254.
M.J.B. Duff, “Future Trends in Cellular Logic Image Processing,” Proc. of Picture Data Description and Management, Aug. 27–28, 1980, pp. 294–297.
B. Parvin and K.S. Fu, “A Microprogrammable Vector Processor for Image Processing Application,” Proc. of Picture Data Description and Management, Aug. 27–28, 1980, pp. 287–292.
A.P. Reeves and R. Rindfuss, “The Base 8 Binary Array Processors,” Proceedings of the Pattern Recognition and Image Processing Conference,” Chicago, August 6–8, 1979, pp. 250–255.
C. Rieger et al., “ZMOB: A Highly Parallel Multiprocessor,” Proc. of Picture Data Description and Management, Aug. 1980, pp. 298–304.
R.P. Roesser, “Two-Dimensional Microprocessor Pipelines for Image Processing,” IEEE Transactions on Computers, Vol. C-27, No. 2, February 1979, pp. 144–156.
H.J. Siegel et al., “An SIMD/MIMD Multiprocessor System for Image Processing and Pattern Recognition,” Proceedings of 1979 Conference on Pattern Recognition and Image Processing, August 6–8, 1979, Chicago, pp. 214–220.
M.J. Flynn, “Some Computer Organizations and the Effectiveness,” IEEE Transaction on Computers, Vol. C-21, No. 9, September 1972, pp.
Y. Wallach and V. Konrad, “On Block-Parallel Methods for Solving Linear Equations,” IEEE Transactions on Computers, Vol. C-29, No. 5, May 1980, pp. 354–359.
A. Shimor and Y. Wallach, “A Multibus-oriented Parallel-processing System,” IEEE Trans, on Industrial Electronics and Control Instrumentation 1978, Vol. IECE-25, pp. 137–141.
D.P. Agrawal and T.Y. Feng, “A Study of Communication Processor Systems,” Rome Air Development Center Report, RADC-TR-310, Dec. 1979, 179 pages.
G.J. Lipovski, “On Some Parallel Programming Techniques,” Processings of the COMPSAC ’78, Nov. 13–16, 1978, pp. 781–789.
S.M. Ornstein et al., “Pluribus — A Reliable Multiprocessor,” Proc. AFIPS 1975 National Computer Conference, pp. 551–559.
C.R. Vick, et al., “Adaptable Architecture for Supersystems,” IEEE Computer, November 1980, pp. 17–34.
S.S. Reddy and E.A. Feustal, “A Restructurable Computer Systems,” IEEE Transaction on Computers, Vol. C-27, No. 1, January 1978, pp. 1–20.
D.P. Agrawal and R. Jain, “A Novel Distributed Processing Scheme for Computer Analysis of Motion,” Proceedings of the COMPCON Fall 1980, Washington, DC, Sept. 23–25, 1980, pp. 614–621.
D.P. Agrawal and R. Jain, “Computer Analysis of Motion Using a Network of Processors,” presented, 5th International Conference on Pattern Recognition, Miami, Dec. 1–4, 1980, pp. 305–308.
B.J. Smith, “A Pipelined, Shared Resource MIMD Computer,” Proceedings of the 1978 International Conference on Parallel Processing, August 22–25, 1978, pp. 6–8.
M.J. Flynn and J.L. Hennessy, “Parallelism and Representation Problems in Distributed Systems,” Proc. of the 1st International Conference on Distributed Computing Systems, Alabama, Oct. 1–5, 1979, pp. 124–130.
R.B. Kieburtz, “A Hierarchical Multicomputer for Problem-Solving by Decomposition,” Proc. of the 1st International Conference on Distributed Computing Systems, Alabama, Oct. 1–5, 1979, pp. 63–71.
R.Y. Kain et al., “Multiple Processor Scheduling Policies,” Proc. of 1st Int. Conference on Distributed Computing Systems, Oct. 1–5, 1979, pp. 660–668.
L.D. Whittle, “A Distributed Operating System for a Reconfigurable Network Computer,” Proc. of the 1st Int. Conference on Distributed Computing Systems, Oct. 1–5, 1979, pp. 669–679.
R. Jain, W. Martin and J.K. Aggarwal, “Segmentation Through the Detection of Change Due to Motion,” Computer Graphics and Image Processing, Vol. 11, 1979, pp. 13–34.
K.M. Chung and C.K. Wong, “Construction of a Generalized Connector with 5’8n log n edges,” IEEE Transactions on Computers, Vol. C-29, No. 11, Nov. 1980, pp. 1029–1032.
M.A. Abidi and D.P. Agrawal, “On Conflict-free Permutations in Multi-stage Interconnection Networks,” Proceedings of the 1979 International Conference on Parallel Processing, Aug. 1979, also appeared in Journal of Digital Systems, Vol. 4, No. 2, Summer 1980, pp. 115–134.
M.A. Abidi, D.P. Agrawal and J.J. Metzner, “Two Single-pass Permutations in Multi-stage Interconnection Networks,” presented in 14th Annual Conference on Information Sciences and Systems, Princeton University, New Jersey, March 26–28, 1980, pp. 516–522.
T.Y. Feng, C.L. Wu and D.P. Agrawal, “A Microprocessor Controlled Asynchronous Circuit Switching Network,” Proceeding of 6th Annual Symposium on Computer Architecture, Philadelphia, April, 23–25, 1979, pp. 202–215.
D.P. Agrawal, “Graph Theoretic Analysis and Design of Multistage Interconnection Networks,” sent for publication.
C.V. Ramamoorthy and G.S. Ho, “Performance Evaluation of Asynchronous Concurrent Systems Using Petri Nets,” IEEE Trans, on Software Engineering, Vol. SE-6, No. 5, Sept. 1980, pp. 440–449.
L.J. Mekly and S.S. Yau, “Software Design Representation Using Abstract Process Networks, IEEE Trans, on Software Engineering, Vol. SE-6, No. 5, Sept. 1980, pp. 420–435.
R. Jain, “Extraction of Motion Information from Peripheral Processes,” IEEE Trans, on PAMI (in press).
A.R. Hanson and E.M. Riseman, VISIONS: A Computer System for Interpreting scenes, in Computer Vision Systems, Ed. A.R. Hanson and E.M. Riseman, Academic Press, 1978.
B. Kruse, “System Architecture for Image Analysis, in Structured Computer Vision,” Ed. S. Taninoto and A. Klinger, Academic Press, 1980.
P. Narendra, “VLSI Architectures for Real-Time Image Processing,” Proc. COMPON, Spring 1981, pp. 303–306.
D.P. Agrawal, “A Piplined Pseudoparallel System Architecture for Motion Analysis,” Proc. 8th International Symposium on Computer Architecture, May 12–14, 1981, pp. 21–35.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1982 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Agrawal, D.P., Jain, R. (1982). A Multiprocessor System for Dynamic Scene Analysis. In: Fu, Ks., Kunii, T.L. (eds) Picture Engineering. Springer Series in Information Sciences, vol 6. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-87867-1_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-87867-1_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-87869-5
Online ISBN: 978-3-642-87867-1
eBook Packages: Springer Book Archive