A Configurable Micro Array Computer for Signal and Image Processing
The increasing use of industrial robots will create a demand for inexpensive but powerful vision systems. Only multi microprocessor systems offer the opportunity of combining cost-effectiveness (through the use of VLSI components) with high performance (through parallel processing). The problem, however, is the large diversity of the image understanding procedures, ranging from array processing of gray scale matrices to sophisticated classification or decision making programs. Whereas a pipeline architecture is most adequate for vector processing (e.g. FFT), segmentation and feature extraction algorithms usually lend themselves toward parallel processing performed in a lock-step fashion by a number of general-purpose processing modules, and classification and image understanding algorithms eventually call for a machine exhibiting high-performance of scalar floating point operations. The answer to these contradicting requirements is a configurable architecture. Such an architectural design is outlined in the paper. Special considerations are given to the problem of programmabi1ity and system software that shall enable the user to program an application in an appropriate, high-level, parallel processing language, independent of the actual configuration of the system.
KeywordsConvolution Triad Deconvolution Editing Sonar
Unable to display preview. Download preview PDF.
- 2.Giloi W. K., Berg H.K., Introducing the Concept of Data Structure Architectures, Proc. 1977 Internat. Conf. on Parallel Processing, IEEE Catalog No. 77CH-1253–4C, 44–51Google Scholar
- Giloi W.K., Berg H.K., Data Structure Architectures — A Major Operational Principle, Proc. 5th Annual Sympos. on Computer Architecture, IEEE Catalog No. 78CH1284–9C, 175–181Google Scholar
- 4.Giloi W.K., The DRAMA Principle and Data Type Architectures, in: J. Nie-dereichholz (ed.), Datenbanktechnologie, Teubner, Stuttgart 1979, 81–100Google Scholar
- 5.Giloi W.K., Gueth W., The Realization of a Data Type Architecture, Proc. Third Conference of the European Cooperation in Informatics, Springer, Berlin-Heidelberg-New York 1981Google Scholar
- Weber J., Ein Fourier-Walsh-Spezialrechner nach dem Prinzip gesplitteter Arbeitsspeicher, Ph.D. Thesis, Technical University of Berlin, FB Informatik 1974 (D83)Google Scholar
- Giloi W.K., Behr P., An IPC Protocol and Its Hardware Realization For a High-Speed Distributed Multicomputer System, Proc. 8th Annual Sympos. on Computer Architecture, IEEE Catalog No. 81CH1593–3, 481–493Google Scholar