Skip to main content

Diffusion — An Analytic Procedure Applied to Global Macro Cell Placement

  • Conference paper
Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme

Part of the book series: Informatik—Fachberichte ((INFORMATIK,volume 255))

  • 34 Accesses

Abstract

An analytic, global optimization procedure called Diffusion which was successfully applied to global macro cell placement for suppressing inter-module and module-to-chip boundary overlaps is described. The proposed Diffusion procedure, although it is so far applicable only for circuit placement, analytically decides on the parallel moves of all variables (module positions) simultaneously with a global objective. The features allowing multiple parallel moves and global judgement are very important advantages of the proposed algorithm. Its further potential applications include multi-layer placement, and placement in arbitrarily-shaped region.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 54.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 69.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M.A. Breuer, “Min-cut placement”, J. Design Automation and Fault Tolerant Computing, vol. 1, pp. 343–382, Oct. 1977.

    Google Scholar 

  2. A.E. Dunlop and B.W. Kernighan, “A procedure for placement of standard-cell VLSI circuits”, IEEE Trans. on CAD of IC’s and Systems, vol. CAD-4, pp. 92–98, Jan. 1985.

    Google Scholar 

  3. N.R. Quinn and M.A. Breuer, “A force-directed component placement procedure for printed circuit boards”, IEEE Transactions on Circuits and Systems, vol. CAS-26, pp. 377–388, 1979.

    Google Scholar 

  4. R.S. Tsay, E.S. Kuh and C.P. Hsu, “Module placement for large chips based on sparse linear equations”, Int. J. Circuit Theory and Applications, vol. 16, pp. 416–423, 1988.

    Article  Google Scholar 

  5. C.K. Cheng and E.S. Kuh, “Module placement based on resistive network optimization”, IEEE Trans. on CAD of IC’s and Systems, vol. CAD-3, pp. 218–225, July 1984.

    Google Scholar 

  6. J.M. Kleinhans, G. Sigl and F.M. Johannes, “GORDIAN: A new global optimization/rectangle dissection method for cell placement”, Proc. ICCAD, pp. 506–509, 1988.

    Google Scholar 

  7. G.J. Wipfler, M. Wiesel and D.A. Mlynski, “A combined force and cut algorithm for hierarchical VLSI layout”, Proc. 19th DAC, pp. 671–676, 1982.

    Google Scholar 

  8. S. Kirkpatrick, C.D. Gelatt and M.P. Vecchi, “Optimization by simulated annealing”, Science, vol 220, pp. 671–680, May 1983.

    Article  MATH  MathSciNet  Google Scholar 

  9. C. Sechen and A. Sangiovanni-Vincentelli, “Timber Wolf 3.2: A new standard cell placement and global routing package”, Proc. 23rd DAC, pp. 432–439, June 1986.

    Google Scholar 

  10. B. Preas, `Benchmarks for cell-based layout systems“, Proc. 24th DAC, pp. 319–320, 1987.

    Google Scholar 

  11. C.M. Kyung, P.V. Kraus and D.A. Mlynski, “An evolutionary strategy for the global placement of macro cells”, Proc. ISCAS, pp. 1668–1671, May 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kraus, P.V., Mlynski, D.A., Kyung, C.M. (1990). Diffusion — An Analytic Procedure Applied to Global Macro Cell Placement. In: Reusch, B. (eds) Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme. Informatik—Fachberichte, vol 255. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-84304-4_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-84304-4_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-53163-0

  • Online ISBN: 978-3-642-84304-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics