Skip to main content
SpringerLink
Log in

Expert Systems for Automatic Hardware Synthesis

  • Chapter
Expert Systems in Engineering Applications

  • 220 Accesses

Abstract

In recent years developments in microelectronics technology have accelerated very rapidly. The new Integrated Circuits (ICs) coming to the market contain hundreds of thousands of transistors. As these ICs have increased in complexity, the difficulties in design have also increased for the digital circuit designers. The field of Computer-Aided Design (CAD) has evolved to assist the expert designers with many of the routine and often mundane tasks such as bookkeeping and consistency checking. These advances have helped the experts keep up with this rapidly changing field, but the expert designer must still perform a number of creative operations in the design process which are based more on his past experiences and personal expertise [1].

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Bibliography

  1. Shiva, S. G., “Automated Hardware Synthesis,” Proceedings of the IEEE, Vol. 71, No. 1, pp. 76–78, January 1983.

    Article  Google Scholar 

  2. Green, C. R., Development of an Expert Hardware Synthesis System, Doctoral Dissertation, Univer sity of Alabama in Huntsville, Al., December 1985.

    Google Scholar 

  3. Saito, T., Vehara, T. and Kawatol, N., “A CAD System for Logic Design based on Frames and Demons,” Proceedings of the 18th Design Automation Conference, pp. 451–456, 1981.

    Chapter  Google Scholar 

  4. Kawato, N., Uehara, T., Hirose, S. and Saito, T., “An Interactive Logic Synthesis System Based Upon AI Techniques,” Proceedings of the 19th Design Automation Conference, pp. 858–864, 1982.

    Google Scholar 

  5. Shiva, Sajjan G., “Computer Hardware Description Languages — A Tutorial,” Proceedings of the IEEE, Vol. 67, No. 12, pp. 1605–1615, December 1979.

    Article  Google Scholar 

  6. Shiva, S. G. and Covington, J. A., “Modular Description Simulation/Synthesis Using DDL,” Proceedings of the 19th Design Automation Conference, pp. 321–329, 1982.

    Google Scholar 

  7. Hafer, Louis J. and Parker, Alice C., “Register-Transfer Level Digital Design Automation: The Allocation Process,” Proceedings ot the 15th Design Automation Conference, pp. 213–219, 1978.

    Chapter  Google Scholar 

  8. Snow, Edward A. and Thomas, Donald E., “A Technology-Related Computer-Aided Design System: Abstract Representations, Transformations, and Design Trade-Offs,” Proceedings of the 15th Design Automation Conference, pp. 220–226, 1978.

    Chapter  Google Scholar 

  9. Parker, A. and Thomas, D., “The CMU Design Automation System,” Proceedings of the 16th Design Automation Conference, pp. 73–80, 1979.

    Chapter  Google Scholar 

  10. Director, Stephen W., Parker, Alice C., Siewiorek, Daniel P. and Thomas, Donald E., “A Design Methodology and Computer Aids for Digital VLSI Systems,” IEEE Transactions on Circuits and Systems, Vol. CAS-28, No. 7, pp. 634–644, July 1981.

    Article  Google Scholar 

  11. Director, S. W., Siewiorek, D. P. and Thomas, D. E., Multilevel Computer-Aided Design of VLSI Digital System, (16532.4), U. S. Army Research Office, December 1982.

    Google Scholar 

  12. Barbacci, M. R., Barnes, G. E., Cattell, R. G. and Siewiorek, D. P., The ISPS Computer Description Language, Camegie-Mellon University, Department of Computer Science, August 1979.

    Google Scholar 

  13. Kowalski, Thaddeus Julius, The VLSI Design Automation Assistant: A Knowledge-Based Expert System (CMUCAD-848-29), April 1984. (Doctoral Dissertation, Camegie-Mellon University, 1984).

    Google Scholar 

  14. Kim, J. and McDermott, J., “TALEB: An IC Layout Design Assistant,” Proceedings of the National Conference on Artificial Intelligence, pp. 197–201, August 1983.

    Google Scholar 

  15. Mitchell, T. M., Steinbert, L., Smith, R. G., Schooley, P., Jacobs, H. and Kelly, V., “Representations for Reasoning About Digital Circuits,” Proceedings of the Seventh International Joint Conference on Artificial Intelligence, pp. 343–344, August 1981.

    Google Scholar 

  16. Kelly, V. E. and Steinberg, L. I., “The CRITTER System: Analyzing Digital Circuits by Propagating Behaviors and Specifications,” Proceedings of the National Conference on Artificial Intelligence, pp. 284–289, August 1982.

    Google Scholar 

  17. Mitchell, T. M., Steinberg, L. I., Kedar-Cabelli, S., Kelly, V. E., Shulman, J. and Weinrich, T., “An Intelligent Aid for Circuit Redesign,” Proceedings of the Third National Conference on Artificial Intelligence, pp. 274–278, August 1983.

    Google Scholar 

  18. Mitchell, Tom and Steinberg, Louis I., Artificial Intelligence Aids for VLSI (MTM83-1), March 1983. (Research Renewal Proposal Submitted to the Defense Advanced Research Projects Agency.).

    Google Scholar 

  19. Sussman, G. J., “Electrical Design: A Problem for Artificial Intelligence Research,” Proceedings of the Fifth International Conference on Artificial Intelligence, pp. 894–900, 1977.

    Google Scholar 

  20. deKleer, J., Causal and Teleological Reasoning in Circuit Recognition, (AI-TR-529, AD-A084-802), September 1979. (Thesis).

    Google Scholar 

  21. Winston, P. H., “AI Research at the Artificial Intelligence Laboratory, Massachusetts Institute of Technology,” The AI Magazine, pp. 44–48, Summer 1983.

    Google Scholar 

  22. Roylance, G., A Simple Model of Circuit Design, (MIT-AI-TR-703), Massachusetts Institute of Technology, May 1980.

    Google Scholar 

  23. Sussman, G. J., “SLICES: At the Boundary Between Analysis and Synthesis,” Artificial Intelligence and Pattern Recognition in Computer Aided Design, Edited by J. C. Latomb. New Yrok: North-Holland, pp. 261–298, 1978.

    Google Scholar 

  24. Sussman, G. J. and Steele, G. L. Jr., “Constraints — A Language for Expressing Almost-Hierarchical Descriptions,” Artificial Intelligence, Vol. 14, pp. 1–39, 1980.

    Article  Google Scholar 

  25. Sussman, G. J. and Stallman, R., “Heuristic Techniques in Computer-Aided Circuit Analysis,” IEEE Transactions on Circuits and Systems, Vol. CAS-22, No. 11, November 1975.

    Google Scholar 

  26. Duke, K. A. and Maling, K., “ALEX: A conversational, Hierarchical Logic Design System,” The 17th Design Automation Conference, pp. 318–325, 1980.

    Google Scholar 

  27. Koppelman, G. M. and Maling, K., “Verifying Deep Logic Hierarchies With Alex,” The 17th Design Automation Conference, pp. 328–335, 1980.

    Google Scholar 

  28. Donye, R., Sanders, J., Jenkins, M. and Sporzynski, G., “PHILO - A VLSI Design System,” the 19th Design Automation Conference, pp. 163–169, 1982.

    Google Scholar 

  29. Stanford University, “Artificial Intelligence Research in the Heuristic Programming Project,” The AI Magazine, pp. 81–92, Fall 1983.

    Google Scholar 

  30. Brown, H., Tong, C. and Foyster, G., “Palladio: An Exploratory Environment for Circuit Design,” Computer, Vol. 16, No. 12, pp. 41–56, December 1983.

    Article  Google Scholar 

  31. Green, C. R. and Shiva, S. G., “PECOS — An Expert Hardware Synthesis System,” Proceedings of the Fifth International Workshop on Expert Systems and Their Applications, Avignon, France, pp. 1295–1320, May 1985.

    Google Scholar 

  32. The Soft Warehouse, MuLISP/muSTAR Artificial Intelligence Development System Reference Manual, Honolulu, Hawaii, 1983.

    Google Scholar 

  33. VHDL Language Reference Manual, Draft Standard 1076/B, CAD Language Systems, Inc., Rock ville, Maryland, May 1987.

    Google Scholar 

  34. VHDL Tutorial for IEEE Standard 1076, CAD Language Systems, Inc., Rockville, Maryland, May 1987.

    Google Scholar 

  35. VHDL Support Environment System Specification, IR-MD-024-1, Intermetrics, Bethesda, Maryland, July 1984.

    Google Scholar 

  36. Klon, P. F., On Interfacing HDL to Knowledge Bases, Doctoral Dissertation, University of Alabama in Huntsville, AL, may 1986.

    Google Scholar 

  37. Jones, J. U., Representation and Matching of Knowledge for the Design of Digital Systems, Ph.D. Dissertation, University of Alabama in Huntsville, Al, March 1989.

    Google Scholar 

Download references

Authors
  1. Sajjan G. Shiva
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Dept. of Electrical and Computer Engineering, Intelligent Robotics and Control Unit, National Technical University of Athens, 15773, Zographou, Athens, Greece

    Spyros Tzafestas

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Shiva, S.G. (1993). Expert Systems for Automatic Hardware Synthesis. In: Tzafestas, S. (eds) Expert Systems in Engineering Applications. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-84048-7_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-84048-7_4

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-84050-0

  • Online ISBN: 978-3-642-84048-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation