Abstract
A basic cache model for multiprocessor systems is derived and solved in closed form. While details of hardware architecture, cache-coherence protocol, and cache-block replacement strategy are neglected, the results give clear insight in the important dependencies of cache-performance on cache size, number of processors, mixture, and reference characteristics of the tasks contributing to the workload.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Agarwal, A., Horowitz, M., Hennessy, J.: An Analytical Cache Model. ACM Trans. Comp. Syst. 7 (1989) 184–215
Agarwal, A.: Performance Tradeoffs in Multithreaded Processors. IEEE Trans. Par. Distr. Syst. 3 (1992) 525–539
Aven, O.I., Coffmann, E.G.Jr., Kogan, Y.A.: Stochastic Analysis of Computer Storage. D. Reidel Publishing Company, Dordrecht (1987)
Rao, G.S.: Performance Analysis of Cache Memories. J. ACM 25 (1978) 378–395
Smith, A.J.: Cache Memories. ACM Computing Surveys 14 (1982) 473–530
Smith, A. J.: Cache Evaluation and the Impact of Workload Choice. 12th Int. Symp. on Computer Architecture (1985) 64–73
Smith, A.J.: Second Bibliography on Cache Memories. Comput. Archit. News 19 (1991) 154–182
Strecker, W.D.: Transient Behavior of Cache Memories. ACM TVans. Comp. Syst. 1 (1983) 281–293
Thiebaut, D., Stone, H.S.: Footprints in the Cache. ACM Trans. Comp. Syst. 5 (1987) 305–329
Singh, J.P., Stone, H.S., Thiebaut, D.F.: A Model of Workloads and its Use in Miss-Rate Prediction for Fully Associative Caches. IEEE Trans. Comput. 41 (1992) 811–825
Kogan, Ya.A., Boguslavsky, L.B.: Asymptotic Analysis of Memory Interference in Multiprocessors with Private Cache Memories. Performance Evaluation 5 (1985) 97–114
Patel, J.H.: Analysis of Multiprocessors with Private Cache Memories. IEEE Trans. Comp. C-31 (1982) 296–304
Squillante, M.S., Lazowska, E.D.: Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling. IEEE Trans. Par. Distr. Syst. 4 (1993) 131–143
Gecsei, J., Slutz, D.R., Traiger, I.L.: Evaluation Techniques for Storage Hierarchies. IBM Syst. J. 2 (1970) 78–117
Bussert, W.: LRU-Stack Analyse von CPU-Referenzstrings. Siemens Nixdorf internal report (1992) in german For example: Kuntz, J.-M., Etiemble, D., Syre, J.-C.: Performance Evaluation of Cache Memories in Tightly Coupled Multiprocessor Systems. Proceedings of PARLE’92, Paris, 15–18 June 1992, Springer, Berlin (1992) 735–750
Wilson, A.W.Jr.: Multiprocessor Cache Simulation Using Hardware Collected Address Traces. 23th Hawaii Int. Conf. on Syst. Science (1990) 252–260
Franklin, M.A., Gupta, R.K.: Computation of Page Fault Probability from Program Transition Diagram. Comm. ACM 17 (1974) 186–196
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Delica, T. (1993). An Analytical Cache—Model for Multiprocessor Systems. In: Walke, B., Spaniol, O. (eds) Messung, Modellierung und Bewertung von Rechen- und Kommunikationssystemen. Informatik aktuell. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-78495-8_28
Download citation
DOI: https://doi.org/10.1007/978-3-642-78495-8_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-57201-5
Online ISBN: 978-3-642-78495-8
eBook Packages: Springer Book Archive