Hardware Design Language

  • Wolfgang Rösner


The design of the Capitol chip set used a new hardware design language, in the following referred to as Design Language. It is a structural language that was designed to serve as an input medium for both logic simulation and synthesis. The corresponding compiler generates simulation code for the Boeblingen Mixed Level Design Verification Simulator (see “3.7 Logic Simulation” on page 190) and input for IBM’s Logic Synthesis System (LSS) [DAR2].


Design Level Combinational Logic Logic Synthesis Boolean Equation Logic Simulation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag Berlin Heidelberg 1989

Authors and Affiliations

  • Wolfgang Rösner

There are no affiliations available

Personalised recommendations