KARL (Textual) and ABL (Graphic): A User / Designer Interface in Microelectronics

  • Guglielmo Girardi
  • Reiner W. Hartenstein
  • Udo Welters
Part of the Beiträge zur Graphischen Datenverarbeitung book series (GRAPHISCHEN)


This paper describes a new interactive graphic RT level schematics editor AB LED, having been developed for the CVT project. The editor ABLED (ABL EDitor) is the implementation of a block diagram language ABL. This language is the graphic version of the RT level non-procedural design language KARL. ABLED is a synthesis tool for the RT level design of digital systems and subsystems. It is part of an integrated CAD system. The paper gives a brief introduction to the ABL language. It shows a few examples of ABLED Operations and describes the most important features of this editor. It also deals with the structure of ABLED, its use, and its integration into the CVT CAD tool environment.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [AG84]
    G. Arato, O. Gaiotto, P. Antognetti, A. de Gloria: ARIANNA: a Floor Planning Tool; CVT/CSELT technical report, 1984Google Scholar
  2. [AM83]
    A. Mavridis: RTcode Instant; report, Kaiserslautern, 1983Google Scholar
  3. [AN78]
    P.A. Anderson, M. Nygard: A study of different languages for description and Simulation of digital systems; report no. 6/78. The Univ. of Trondheim, Div. of Computer Science, Trondheim, Norway, 1978Google Scholar
  4. [Bä84]
    H. Bäßmann: Architektur und Mikroprogrammierung von Rechnersystemen mit Hilfe der Register-Transfer-Sprache KARL-II; Diplomarbeit ( 3 Bände); Univ. Bremen, 1984Google Scholar
  5. [BH81]
    M. Breuer, R. Hartenstein: Computer Hardware Description Languages and their Applications; North-Holland, Amsterdam/New York, 1981Google Scholar
  6. [BM86]
    A. Butterfield, D.P. McCarthy: Teaching the Use of KARL for Customer/Supplier Interface Applications: Proc. European Conference on Customer/Vendor Interfaces in Microelectronics, Kaiserslautern, Sept.23/24 1986; North-Holland, Amsterdam (to be published )Google Scholar
  7. [Fr84]
    F. Ferrara, G. Rosenga: Translation of RT hardware Description into Propositional Logic Representation, CVT report, CSELT, Torino, Italy, 1984Google Scholar
  8. [GD84]
    G. Girardi: ABL data structure; CVT report, Torino, Italy, 1983Google Scholar
  9. [Gh85]
    G. Girardi: ABL editor: cell definition; CVT report, Torino, Italy, 1984Google Scholar
  10. [GH85]
    G. Girardi, R. Hartenstein, U. Welters: AB LED: a RT level Schematic Editor and Simulator user Interface; Int’l EUROMICRO symp.; Brussels, Belgium, 1985Google Scholar
  11. [Gi843]
    G. Girardi, R. Hartenstein: ABL specification; report, Kaiserslautern, F.R.G./Torino, Italy, 1983Google Scholar
  12. [GS85]
    W. Grass, N. Schielow: Verena: A program for automatic verifications of the register transfer description; IFIP Int’l Symp.CHDL’85; Tokyo, Japan, 1985Google Scholar
  13. [Ha83]
    R. Hartenstein: Specification of the KARL-III language; CVT report, Kaiserslautern, Italy 1984Google Scholar
  14. [GU84]
    G. Girardi: ABL editor: user manual (draft); CVT report; Torino, Italy, 1984Google Scholar
  15. [HE80]
    H. Hedengran: A Parser for KARL 2, internal report; Dept. of Applied Electronics, The Royal Institute of Technology, Stockholm, Sweden, 1980Google Scholar
  16. [HH86]
    R. Hartenstein: Hardware Description Languages; North-Holland, Amsterdam/New York, 1985Google Scholar
  17. [HK84]
    R. Hartenstein, K. Lemmert: KARL-HI reference manual; CVT report; Kaiserslautern; March 1984Google Scholar
  18. [HL83]
    R. Hartenstein, P. Liell: KARL-II Language Reference Manual, report, Kaiserslautern 1983Google Scholar
  19. [HL85]
    R. Hartenstein, K. Lemmert: A design language for the long thin man; CVT report, Kaiserslautern, 1985Google Scholar
  20. [HP79]
    R. W. Hartenstein, E.v. Puttkamer:KARL - a Hardware Description Language as a part of a CAD tool for VLSI; CHDL’79, Int’l Symp. on Computer hardware Description languages and their Applications, Palo Alto, California, USA, 1979; IEEE New York, 1979Google Scholar
  21. [HP85]
    R. Hartenstein: KARL-III primer; report, Kaiserslautern, 1985Google Scholar
  22. [HW85]
    R. Hartenstein, A. Wodtko: Automatic generation of Functional Test Patterns from Rt-Language source; Int’l EUROMICRO Symposium; Brüssels, Belgium, 1985Google Scholar
  23. [JS82]
    P. Jespers, C. Sequin, F. van de Wiele: Design Methodologies for VLSI circuits; Noordhoff & Stijthoff Int’l Publishers, Alphen and den Rhin, Holland, 1982Google Scholar
  24. [Le84]
    K. Lemmert, et al.: KARL-HI reference manual, CVT report, Kaiserslautern 1984Google Scholar
  25. Le86] K. Lemmert: Data Path Descriptions; in [HH86]Google Scholar
  26. [Li83]
    P. Liell: Test Pattern Generation for Data Paths using Iterative Arrays of Cells; Ph.D. Dissertation; Kaiserslautern, 1983Google Scholar
  27. LL84] L. Lavagno: ASMA: an algorithmic State machine description language and preprocessor; CVT/CSELT technical report, 1984Google Scholar
  28. LN86] K. Lemmert, W. Nebel: Conceptual Design based on HDL use; in [HH86]Google Scholar
  29. [Lt84]
    K. Lemmert: A KARL (1) Parser of the RT Language KARL-III; Dipl.-Thesis; Kaiserslautern, 1984Google Scholar
  30. [Lp83]
    H.M. Lipp: Methodological Aspects of Logic Design; Proc. IEEE, 1983Google Scholar
  31. [MC80]
    C. Mead, L. Conway: Introduction to VLSI Systems; Addison-Wesley, Reading, Massachusetts, 1980Google Scholar
  32. MH85] S. Mopurgo, A. Hunger, M. Melgara, C. Segre: RTL test generation and Validation for VLSI: an integrated set of tools for KARL; IFIP CHDL’85; Int’l Symp. on Computer Hardware Description Languages, Tokyo, JapanGoogle Scholar
  33. [Mi83]
    H. Mirkes: Simulation of Petri nets using the KARL Language, CVT report, Kaiserslautern, 1983Google Scholar
  34. [MP84]
    M. Melagra, M. Paolini, R. Roncella, S. Morpurgo: An algorithm for asynchronous NMOS/CMOS network analysis in a CAD tool for physical fault Simulation, microprocessing and microprogramming; CVT/CSELT report, 1984Google Scholar
  35. [MP84]
    M. Melgara, M. Paolini, R. Roncella, S. Morpurgo: CVT-FERT: automatic generator of analytical faults at RT level from electrical and topological descriptions; Int’l Test Conference, 1984Google Scholar
  36. [MS83]
    G. de Micheli, A. Sangiovanni-Vincentelli, T. Villa: Computer-Aided Synthesis of PLA-based finite State machines; ICCAD 1983, (IEEE Intl Conf. on Computer -Aided design, Sta. Clara, California, 1983)Google Scholar
  37. [MS83]
    G. de Micheli, A. Sangiovanni-Vincentelli, T. Villa: Computer-Aided Synthesis of PLA-based finite State machines; ICCAD 1983, (IEEE Int’l Conf. on Computer -Aided design, Sta. Clara, California, 1983 )Google Scholar
  38. [NN85]
    N. N. KARL-III Primer (draft), CVT report, Kaiserslautern, April 1985Google Scholar
  39. [Pa84]
    A. Patrucco: The CSELT subsystem of the CVT Software system; CVT Workshop, Darmstadt, April 1984Google Scholar
  40. [Re85]
    R. Hauck: KARL-III on VAX under VMS/User Guide (draft); CVT rep. Kaiserslautern, June 1985Google Scholar
  41. [RH77]
    R. Hartenstein: Fundamentals of Structured Hardware Design; North-Holland, Amsterdam, 1977Google Scholar
  42. RH82] R. Hartenstein: Basics of Structured Design Methodologies: Data Path and Finite State Machines; in [JS82]Google Scholar
  43. [Sa83]
    A. Sassenhoff: Kern eines interaktiv graphischen Silicon-Compilers für den LSI/VLSI-Entwurf auf Register-Transfer-Ebene, Ph. D. Dissertation, Kaiserslautern, 1983Google Scholar
  44. [Sh81]
    E. Schaaf: PASCAL-Implementierung eines KARL-Compiler; Diplomarbeit; Kaiserslautern, 1981Google Scholar
  45. [UW84]
    U. Welters: ABL to KARL translator: algorithm description; CVT report, Kaiserslautern, 1983Google Scholar
  46. [We81]
    B. Weber: PASCAL-Implementierung eines Simulators auf KARL-II Basis; Diploma-Thesis, Kaiserslautern, 1981 (language:German)Google Scholar
  47. [We86]
    U. Welters: Graphic Hardware Description Languages [HH86]Google Scholar
  48. [Wo84]
    A. Wodtko: Semantics Processing within the KARL-III Compiler; Dipl.-Thesis; Kaiserslautern, 1984Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1987

Authors and Affiliations

  • Guglielmo Girardi
    • 1
  • Reiner W. Hartenstein
    • 2
  • Udo Welters
    • 2
  1. 1.CSELT, Centro Studi et Laboratori TelecommunicazioniTorinoItaly
  2. 2.FB InformatikUniversität KaiserslauternGermany

Personalised recommendations