VHDL Specification of a FPGA to Divide and Multiply in GF(2m)
Some FPGA’s are designed to compute division and multiplication on Galois fields. FPGA’s are quite cheap programmable logic devices used in digital circuits with the important characteristic of being reprogrammable. Any FPGA can be specified within VHDL which at present is a standard language in the design of digital systems. We describe in VHDL the divider and multiplier basic cells and their whole integration. The structures have scalable systolic architectures. The circuits operate by pipelining; the divider in GF (2 m ) requires 5m − 1 clock cycles while the multiplier 3m − 1. The divider proceeds by the Gaussian triangulation algorithm and is uniform with respect to the irreducible polynomial generating the field. The codes, some simulations and performance measurements are provided.
KeywordsClock Cycle Field Programmable Gate Array Finite Field Systolic Array Irreducible Polynomial
Unable to display preview. Download preview PDF.
- 1.Araki K., Fujita I. and Morisue M. “Fast inverter over finite fields based on Euclid’s algorithm”, Trans. I.ICE, vol. E-72, pp. 1230–1234, Nov. 1989Google Scholar
- 3.Dewey A. M. Analysis and Design of Digital Systems with VHDL. PWS Publishing Company, 1997Google Scholar
- 5.Garcia Martinez M. A. “Procesador de Division para Campos de Galois en un PLD”. Tesis de Maestria, Inst. Tec. de Orizaba, 1999Google Scholar
- 11.Xilinx. Foundation Series 2.1i Quick Start Guide. Foundation Series Software from Xilinx. 1999Google Scholar