Skip to main content

Modelling and Simulation of Power Devices for High-Voltage Integrated Circuits

  • Chapter
  • 901 Accesses

Abstract

Process and device simulators turned out to be important tools in the design of high-voltage integrated circuits and in the development of their technology. The main goal of this project was the improvement of the device simulator WIAS-TeSCA in order to simulate different power devices in high-voltage integrated circuits developed by the industrial partner. Some simulation results are presented. Furthermore, we discuss some aspects of the mathematics of relevant model equations which device and process simulations are based on.

Supported by the German Research Foundation (DFG) grant HU 868/1-1

Supported by the Ministry of Education and Research (BMBF) grant HU7FV1

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Albinus, G.: Numerical simulation of the carrier transport in semiconductor devices on the base of an energy model. Internat. Series Numer. Math. vol. 117 Birkhäuser 1994 pp. 157–169

    MathSciNet  Google Scholar 

  2. Albinus, G., Gajewski, H., Hünlich, R.: Thermodynamic design of energy models of semiconductor devices. Preprint 573 Weierstraß-Institut für Angewandte Analysis und Stochastik Berlin 2000

    Google Scholar 

  3. Brand, H., Selberherr, S.: Two-dimensional simulation of thermal runaway in a nonplanar GTO-thyristor. IEEE Trans. ED 42 (1995) 2137–2146

    Article  Google Scholar 

  4. Dunham, S. T.: A quantitative model for the coupled diffusion of phosphorus and point defects in silicon. J. Electrochem. Soc. 139 (1992) 2628–2636

    Article  Google Scholar 

  5. Gajewski, H.: Analysis und Numerik von Ladungstransport in Halbleitern. GAMM-Mitteilungen 16 (1993) 35–57

    MathSciNet  Google Scholar 

  6. Ghaderi, K., Hobler, G.: Simulation of phosphorus diffusion in silicon using a pair diffusion model with a reduced number of parameters. J. Electrochem. Soc. 142 (1995) 1654–1658

    Article  Google Scholar 

  7. Griepentrog, J. A.: An application of the implicit function theorem to an energy model of the semiconductor theory. Z. Angew. Math. Mech. 79 (1999) 43–51

    Article  MathSciNet  MATH  Google Scholar 

  8. Höfler, A.: Development and application of a model hierarchy for silicon process simulation. Series in Microelectronics vol. 69 Hartung-Gorre 1997

    Google Scholar 

  9. Hünlich, R., Glitzky, A.: On energy estimates for electro-diffusion equations arising in semiconductor technology. Research Notes in Mathematics vol. 406 Chapman & Hall/CRC 2000 pp. 158–174

    Google Scholar 

  10. Hünlich, R., Glitzky, A., Griepentrog, J., Röpke, W.: Zu einigen Fragen der Modellierung und Simulation bei der Entwicklung von SiGe-Heterojunction-Bipolartransistoren. Mathematik — Schlüsseltechnologie für die Zukunft (Hoffmann, K.-H., Jäger, W., Lohmann, T., Schunck, H., eds.) Springer 1997 pp. 303–313

    Google Scholar 

  11. Keils, K.: General electrothermal semiconductor device simulation. Series in Microelectronics vol. 37 Hartung-Gorre 1994

    Google Scholar 

  12. Knopke, J.: DIMOST. Features & devices. alpha microelectronics gmbh Frankfurt (Oder) 2000

    Google Scholar 

  13. Merz, W., Glitzky, A., Hünlich, R., Pulverer, K.: Strong solutions for pair diffusion models in homogeneous semiconductors. Preprint SFB-438-9921 Technische Universität München und Universität Augsburg 1999

    Google Scholar 

  14. Strecker, N.: ISE TCAD manuals. Release 4.0. Part 8: DIOS-ISE. Integrated Systems Engineering AG Zurich 1997

    Google Scholar 

  15. Wachutka, G.: Rigorous thermodynamic treatment of heat generation and conduction in semiconductor device modelling. IEEE Trans. CAD 9 (1990) 1141–1149

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Hünlich, R., Albinus, G., Gajewski, H., Glitzky, A., Röpke, W., Knopke, J. (2003). Modelling and Simulation of Power Devices for High-Voltage Integrated Circuits. In: Jäger, W., Krebs, HJ. (eds) Mathematics — Key Technology for the Future. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-55753-8_33

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-55753-8_33

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-62914-3

  • Online ISBN: 978-3-642-55753-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics