Skip to main content

Multiprocessor Pyramid Architectures for Bottom-Up Image Analysis

  • Chapter
Multiresolution Image Processing and Analysis

Part of the book series: Springer Series in Information Sciences ((SSINF,volume 12))

Abstract

This paper describes three hierarchical organizations of small processors for bottom-up image analysis: pyramids, interleaved pyramids, and pyramid trees. Progressively lower levels in the hierarchies process image windows of decreasing size. Bottom-up analysis is made feasible by transmitting up the levels quadrant borders and border-related information that captures quadrant interaction of interest for a given computation. The operation of the pyramid is illustrated by examples of standard algorithms for interior-based computations (e.g., area) and border-based computations of local properties (e.g., perimeter). A connected component-counting algorithm is described that illustrates the role of border-related information in representing quadrant interaction. Interleaved pyramids are obtained by sharing processors among several pyramids. They increase processor utilization and throughput rate at the cost of increased hardware. Trees of shallow interleaved pyramids, called pyramid trees, are introduced to reduce the hardware requirements of large interleaved pyramids at the expense of increased processing time, without sacrificing processor utilization. The three organizations are compared with respect to several performance measures.

This research was supported by the Joint Services Electronics Program (U.S. Army, Navy and Air Force) under Contract N00014-79-C-0424.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. L. Uhr: Layered “recognition cone” networks that preprocess, classify, and describe, IEEE Trans. Computers C-21, 758–768 (1972)

    Article  Google Scholar 

  2. A. R. Hanson, E. M. Riseman (eds.): Computer Vision Systems (Academic Press, New York, 1978)

    Google Scholar 

  3. L. Uhr, M. Thompson, J. Lackey: “A 2-layered SIMD/MIMD parallel pyramidal array/net”, in Proc. Workshop on Computer Architecture for Pattern Analysis and Image Database Management, Hot Springs, VA, 1981, pp. 209–216

    Google Scholar 

  4. L. Uhr: “Converging pyramids of arrays”, in Proc. Workshop on Computer Architecture for Pattern Analysis and Image Database Management, Hot Springs, VA, 1981, pp. 31–34

    Google Scholar 

  5. C. R. Dyer: “Augmented Cellular Automata for Image Analysis”, Ph.D. dissertation. Department of Computer Science, University of Maryland (1978)

    Google Scholar 

  6. A. Nakamura, C. R. Dyer: “Bottom-up cellular pyramids for image analysis”, in Proc. 4th Int’l. Joint Conf. on Pattern Recognition, Kyoto, Japan, 1978, pp. 474–496

    Google Scholar 

  7. C. R. Dyer: “A VLSI pyramid machine for hierarchical parallel image processing”, in Proc. Pattern Recognition and Image Processing Conf., Dallas, TX, 1981, pp. 381–386

    Google Scholar 

  8. A. Rosenfeld: Picture Languages (Academic Press, New York, 1979)

    MATH  Google Scholar 

  9. A. Rosenfeld: “Quadtrees and pyramids for pattern recognition and image processing”, in Proc. 5th Int’l. Conf. on Pattern Recognition, Miami Beach, FL, 1980, pp. 802–811

    Google Scholar 

  10. H. Samet, A. Rosenfeld: “Quadtree representations of binary images”, in Proc. 5th Int’l. Conf. on Pattern Recognition, Miami Beach, FL, 1980, pp. 815–818

    Google Scholar 

  11. N. Ahuja: “Approaches to recursive image decomposition”, in Proc. Pattern Recognition and Image Processing Conf., Dallas, TX, 1981, pp. 75–80

    Google Scholar 

  12. M. D. Kelly: “Edge detection in pictures by computer using planning”, in Machine Intelligence 6, ed. by B. Meitzer, D. Michie (University of Edinburgh Press, Edinburgh, UK, 1971), pp. 379–409

    Google Scholar 

  13. M. D. Levine: “A knowledge based computer vision system”, in Computer Vision Systems, ed. by A. Hanson, E. Riseman (Academic Press, New York, 1978), pp. 335–352

    Google Scholar 

  14. K. Price, R. Reddy: “Change detection and analysis in multispectral images”, in Proc. 5th Int’l. Joint Conf. on Artificial Intelligence, Cambridge, MA, 1977, pp. 619–625

    Google Scholar 

  15. S. L. Tanimoto: Pictorial feature distortion in a pyramid. Computer Graphics Image Processing 333–352 (1976)

    Google Scholar 

  16. S. L. Tanimoto, T. Pavlidis: A hierarchical data structure for picture processing, Computer Graphics Image Processing 4, 104–119 (1975)

    Article  Google Scholar 

  17. P. J. Burt, T. H. Hong, A. Rosenfeld: Segmentation and estimation of image region properties through cooperative hierarchical computation, IEEE Trans. Systems, Man, Cybernetics SMC-11, 802–809 (1981)

    Google Scholar 

  18. M. Shneier: Two hierarchical linear feature representations: edge pyramids and edge quadtrees. Computer Graphics Image Proceeding 17, 211–224 (1981)

    Article  Google Scholar 

  19. T. Dubitzki, A. Wu, A. Rosenfeld: Parallel region property computation by active quadtree networks, IEEE Trans. Pattern Analysis Machine Intelligence PAMI-3, 626–633 (1981)

    Article  Google Scholar 

  20. K. Batcher: Bit-serial parallel processing systems, IEEE Trans. Computers C-31, 377–384 (1982)

    Article  Google Scholar 

  21. M. J. B. Duff: “CLIP 4: a large scale integrated circuit array parallel processor”, in Proc. Third Int’l. Joint Conf. on Pattern Recognition, Coronado, CA, 1976, pp. 728–733

    Google Scholar 

  22. S. F. Reddaway: “DAP—a flexible number cruncher”, in Proc. Workshop on Vector and Parallel Processors, Los Alamos, NM, 1978, pp. 233–234

    Google Scholar 

  23. C. Rieger: “ZMOB: doing it in parallel”, in Proc. Workshop on Computer Architecture for Pattern Analysis and Image Database Management, Hot Springs, VA, 1981, pp. 119–124

    Google Scholar 

  24. H. J. Siegel, L. J. Siegel, F. C. Kemmerer, P. T. Mueller Jr., H. E. Smalley Jr., S. D. Smith: PASM: a partitionable SIMD/MIMD system for image processing and pattern recognition, IEEE Trans. Computers C-30, 934–947 (1981)

    Article  Google Scholar 

  25. A. Rosenfeld, A. C. Kak: Digital Picture Processing (Academic Press, New York, 1976)

    Google Scholar 

  26. C. R. Dyer: Computing the Euler number of an image from its quadtree. Computer Graphics Image Processing l3, 270–276 (1980)

    Article  Google Scholar 

  27. N. Ahuja: Dot pattern processing using Voronoi neighborhoods, IEEE Trans. Pattern Analysis Machine Intelligence PAMI-4, 336–343 (1982)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1984 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Ahuja, N., Swamy, S. (1984). Multiprocessor Pyramid Architectures for Bottom-Up Image Analysis. In: Rosenfeld, A. (eds) Multiresolution Image Processing and Analysis. Springer Series in Information Sciences, vol 12. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-51590-3_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-51590-3_3

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-51592-7

  • Online ISBN: 978-3-642-51590-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics