Low Power Techniques for Embedded FPGA Processors

  • Jagrit Kathuria
  • Mohammad Ayoub Khan
  • Ajith Abraham
  • Ashraf Darwish
Part of the Studies in Computational Intelligence book series (SCI, volume 520)


The low-power techniques are essential part of VLSI design due to continuing increase in clock frequency and complexity of chip. The synchronous circuit operates at highest clock frequency. These circuits drive a large load because it has to reach many sequential elements throughout the chip. Thus, clock signals have been a great source of power dissipation because of high frequency and load. Since, clock signals are used for synchronization, they does not carry any information and certainly doesn’t perform any computation. Therefore, disabling the clock signal in inactive portions of the circuit is a useful approach for power dissipation reduction. So, by using clock gating we can save power by reducing unnecessary clock activities inside the gated module. In this chapter, we will review some of the techniques available for clock gating. The chapter also presents Register-Transfer Level(RTL) model in Verilog language. Along with RTL model we have also analyzed the behaviors of clock gating technique using waveform.


  1. 1.
    L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers (Transactions on Design Automation of Electronic Systems, Oct, 1999)Google Scholar
  2. 2.
    M. Dale, Utilizing clock-gating efficiency to reduce power (EE Times, India, 2008)Google Scholar
  3. 3.
    D. Dobberpuhl, R. Witek, A 200 MHz 64 b dual-issue CMOS microprocessor, IEEE International Solid-State Circuits Conference (1992), pp. 106–107Google Scholar
  4. 4.
    F. Emnett, M. Biegel, Power reduction through RTL clock gating. SNUG San Jose 2000Google Scholar
  5. 5.
    S. Huda, M. Mallick, J.H. Anderson, Clock gating architectures for FPGA power reduction. Field Programmable Logic and Applications (FPL) 2009Google Scholar
  6. 6.
    H. Kaeslin, ETH Zurich digital integrated circuit design from VLSI architectures to CMOS fabrication (Cambridge University Press, Cambridge, 2008)Google Scholar
  7. 7.
    T. Kitahara, F. Minami, T. Ueda, K. Usami, S. Nishio, M. Murakata, T. Mitsuhashi, A clock-gating method for low-power LSI design, TOSHIBA Corporation, 1998Google Scholar
  8. 8.
    V.G. Oklobdzjja, V.M. Stojanovic, D.M. Markovic, N.M. Nedovic, Digital system clocking high-performance and low-power aspects (Wiley Interscience, US, 2003)Google Scholar
  9. 9.
    Patent, US20100109707,, Accessed on 26 Feb 2011
  10. 10.
    F. Rivoallon, Reducing switching power with intelligent clock gating, Xillix WP370 (V 1.2), 5 Oct 2010Google Scholar
  11. 11.
    P.J. Shoenmakers, J.F.M. Theeuwen, Clock Gating on RT-Level VHDL, in Proceedings of the international Workshop on logic synthesis, Tahoe City, June 7–10, 1998, pp. 387–391Google Scholar
  12. 12.
    Tilera, Tile64 Processor. Tilera Corporation, San Jose, (2012), Accessed on Jan 2012
  13. 13.
    V. Tirumalashetty, H. Mahmoodi, Clock gating and negative edge triggering for energy recovery clock (ISCAS, New Orleans, 2007), pp. 1141–1144Google Scholar
  14. 14.
    F.J. Wakerly, Digital design principles and practices (Prentice Hall, US, 2005)Google Scholar
  15. 15.
    G.K. Yeap, Practical low-power digital VLSI design (Kluwer Publishing, UK, 1998)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2014

Authors and Affiliations

  • Jagrit Kathuria
    • 1
  • Mohammad Ayoub Khan
    • 2
  • Ajith Abraham
    • 3
  • Ashraf Darwish
    • 4
  1. 1.HMR Institute of Technology and ManagementNew DelhiIndia
  2. 2.Department of Computer Science and EngineeringSharda UniversityGr. NoidaIndia
  3. 3.Machine Intelligence Research Labs (MIR Labs)AuburnUSA
  4. 4.Helwan UniversityCairoEgypt

Personalised recommendations