Abstract
The low-power techniques are essential part of VLSI design due to continuing increase in clock frequency and complexity of chip. The synchronous circuit operates at highest clock frequency. These circuits drive a large load because it has to reach many sequential elements throughout the chip. Thus, clock signals have been a great source of power dissipation because of high frequency and load. Since, clock signals are used for synchronization, they does not carry any information and certainly doesn’t perform any computation. Therefore, disabling the clock signal in inactive portions of the circuit is a useful approach for power dissipation reduction. So, by using clock gating we can save power by reducing unnecessary clock activities inside the gated module. In this chapter, we will review some of the techniques available for clock gating. The chapter also presents Register-Transfer Level(RTL) model in Verilog language. Along with RTL model we have also analyzed the behaviors of clock gating technique using waveform.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers (Transactions on Design Automation of Electronic Systems, Oct, 1999)
M. Dale, Utilizing clock-gating efficiency to reduce power (EE Times, India, 2008)
D. Dobberpuhl, R. Witek, A 200 MHz 64 b dual-issue CMOS microprocessor, IEEE International Solid-State Circuits Conference (1992), pp. 106–107
F. Emnett, M. Biegel, Power reduction through RTL clock gating. SNUG San Jose 2000
S. Huda, M. Mallick, J.H. Anderson, Clock gating architectures for FPGA power reduction. Field Programmable Logic and Applications (FPL) 2009
H. Kaeslin, ETH Zurich digital integrated circuit design from VLSI architectures to CMOS fabrication (Cambridge University Press, Cambridge, 2008)
T. Kitahara, F. Minami, T. Ueda, K. Usami, S. Nishio, M. Murakata, T. Mitsuhashi, A clock-gating method for low-power LSI design, TOSHIBA Corporation, 1998
V.G. Oklobdzjja, V.M. Stojanovic, D.M. Markovic, N.M. Nedovic, Digital system clocking high-performance and low-power aspects (Wiley Interscience, US, 2003)
Patent, US20100109707, http://www.freepatentsonline.com/y2010/0109707.html, Accessed on 26 Feb 2011
F. Rivoallon, Reducing switching power with intelligent clock gating, Xillix WP370 (V 1.2), 5 Oct 2010
P.J. Shoenmakers, J.F.M. Theeuwen, Clock Gating on RT-Level VHDL, in Proceedings of the international Workshop on logic synthesis, Tahoe City, June 7–10, 1998, pp. 387–391
Tilera, Tile64 Processor. Tilera Corporation, San Jose, http://www.tilera.com/products/processors/TILE64 (2012), Accessed on Jan 2012
V. Tirumalashetty, H. Mahmoodi, Clock gating and negative edge triggering for energy recovery clock (ISCAS, New Orleans, 2007), pp. 1141–1144
F.J. Wakerly, Digital design principles and practices (Prentice Hall, US, 2005)
G.K. Yeap, Practical low-power digital VLSI design (Kluwer Publishing, UK, 1998)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Kathuria, J., Khan, M.A., Abraham, A., Darwish, A. (2014). Low Power Techniques for Embedded FPGA Processors. In: Khan, M., Saeed, S., Darwish, A., Abraham, A. (eds) Embedded and Real Time System Development: A Software Engineering Perspective. Studies in Computational Intelligence, vol 520. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-40888-5_11
Download citation
DOI: https://doi.org/10.1007/978-3-642-40888-5_11
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-40887-8
Online ISBN: 978-3-642-40888-5
eBook Packages: EngineeringEngineering (R0)