High-Performance Sound Engine of Guitar on Optimal Many-Core Processors

  • Myeongsu KangEmail author
  • Cheol-Hong Kim
  • Jong-Myon Kim
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 274)


This paper presents design space exploration of optimal many-core processors for physics-based sound synthesis of an acoustic guitar by quantitatively evaluating the impact of the sample-per-processing element (SPE) ratio, which is the amount of sample data directly mapped to a processing element (PE). This paper evaluates system performance in terms of execution time, area and energy efficiencies for high-performance sound engine of the guitar as the SPE ratio is varied. Experimental results indicate that the SPE ratio in the range of 2,756 (or PEs=24) to 11,025 (or PEs=96) provides the most efficient operation for synthesizing guitar sounds with 6-note polyphony sampled at 44.1 kHz.


Area efficiency design space exploration energy efficiency manycore processors physics-based sound synthesis sample-per-processing element 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Serra, X.: State of the Art and Future Directions in Musical Sound Synthesis. In: IEEE 9th Workshop on Multimedia Signal Processing, Crete, pp. 9–12 (2007)Google Scholar
  2. 2.
    Motuk, E., Woods, R., Bilbao, S.: FPGA-Based Hardware for Physical Modeling Sound Synthesis by Finite Difference Schemes. In: International Conference on Field-Programmable Technology, Singapore, pp. 103–110 (2005)Google Scholar
  3. 3.
    Van Luong, H., Cho, S., Kim, J.M., Chong, U.: Real-Time Sound Synthesis of Plucked String Instruments Using a Data Parallel Architecture. In: Huang, D.-S., Jo, K.-H., Lee, H.-H., Kang, H.-J., Bevilacqua, V. (eds.) ICIC 2009. LNCS, vol. 5754, pp. 211–221. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  4. 4.
    Smith, J.O.: Physical Modeling Using Digital Waveguides. Comput. Music J. 16(4), 74–91 (1992)CrossRefGoogle Scholar
  5. 5.
    Chai, S.M., Taha, T., Wills, D.S., Meindl, J.D.: Heterogeneous Architecture Models for Interconnected-Motivated System Design. IEEE Trans. VLSI Syst. 8(6), 660–670 (2000)CrossRefGoogle Scholar
  6. 6.
    Nugent, S., Wills, D.S., Meindl, J.D.: A Hierarchical Block-based Modeling Methodology for SoC in GENESYS. In: International ASIC/SOC Conference, New York, pp. 239–243 (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2014

Authors and Affiliations

  1. 1.School of Electrical EngineeringUniversity of UlsanUlsanSouth Korea
  2. 2.School of Electronics and Computer EngineeringChonnam National UniversityKwangjuSouth Korea

Personalised recommendations