Advertisement

Power-Time Tradeoff of Parallel Execution on Multi-core Platforms

  • Sungju LeeEmail author
  • Heegon Kim
  • Yongwha Chung
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 274)

Abstract

It is anticipated that high-performance handheld multi-core devices will be used as WSN processing nodes in the near future. Reducing execution time by deploying parallel applications on multi-core platforms comes at the cost of increasing power consumption compared to using fewer cores. This paper focuses on such tradeoff between power consumption and execution time and subsequently achieves maximal energy saving when executing applications in parallel. Based on the experiments on a multi-core platform, we can verify that parallel execution with frequency scaling is an effective approach at the application level in order to reduce energy consumption.

Keywords

multi-core platform energy saving parallel application 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Huang, X., Li, K., Li, R.: A Energy Efficient Scheduling Base on Dynamic Voltage and Frequency Scaling for Multi-core Embedded Real-Time System. In: Hua, A., Chang, S.-L. (eds.) ICA3PP 2009. LNCS, vol. 5574, pp. 137–145. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  2. 2.
    Levy, M., Conte, T.: Embedded Multicore Processors and Systems. IEEE Micro. 29(3), 7–9 (2009)CrossRefGoogle Scholar
  3. 3.
    Kumar, V., Grama, A., Gupta, A., Karypis, G.: Introduction to Parallel Computing – Design and Analysis of Algorithms. The Benjamin/Cummings Pub. Co. Inc. (1993)Google Scholar
  4. 4.
    Castells-Rufas, D., Joven, J., Carrabina, J.: Scalability of a Parallel JPEG Encoder on Shared Memory Architectures. In: ICPP 2010 Pub., pp. 13–16 (2010)Google Scholar
  5. 5.
    Li, J., Martınez, J.: Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors. In: International Symposiumon High-Performance Computer Architecture, pp. 77–87 (2006)Google Scholar
  6. 6.
    Herbert, S., Marculescu, D.: Analysis of dynamic voltage/frequency scaling in chip-multiprocessors. In: ISLPED Pub., pp. 38–43 (2007)Google Scholar
  7. 7.
    Dwokin, M.: Recommendation for Block Cipher Modes of Operation: The CCM Mode for Authentication and Confidentiality, NIST Pub. 800-38C (2002)Google Scholar
  8. 8.
    POSIX Threads Programming (2006), http://www.llnl.gov/computing/tutorials/pthreads

Copyright information

© Springer-Verlag Berlin Heidelberg 2014

Authors and Affiliations

  1. 1.Department of Computer Information ScienceKorea UniversitySejongKorea

Personalised recommendations