Skip to main content

Spikes Monitors for FPGAs, an Experimental Comparative Study

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 7902))

Abstract

In this paper we present and analyze two VHDL components for monitoring internal activity of spikes fired by silicon neurons inside FPGAs. These spikes monitors encode each spike according to the Address-Event Representation, sending them through a time multiplexed digital bus as discrete events, using different strategies. In order to study and analyze their behavior we have designed an experimental scenario, where diverse AER systems have been used to stimulate the spikes monitors and collect the output AER events, for later analysis. We have applied a battery of tests on both monitors in order to measure diverse features such as maximum spike load and AER event loss due to collisions.

This work has been supported by the Spanish government grant project VULCANO (TEC2009-10639-C04-02) and BIOSENSE (TEC2012-37868-C04-02).

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Lichtsteiner, P., et al.: A 128×128 120dB 15 us Asynchronous Temporal Contrast Vision Sensor. IEEE Journal on Solid-State Circuits 43(2) (2008)

    Google Scholar 

  2. Chan, V., et al.: AER EAR: A Matched Silicon Cochlea Pair With Address Event Representation Interface. IEEE T. Circuits and Systems I 54(1) (2007)

    Google Scholar 

  3. Serrano-Gotarredona, R., et al.: On Real-Time AER 2-D Convolutions Hardware for Neuromorphic Spike-Based Cortical Processing. IEEE T. Neural Network 19(7) (2008)

    Google Scholar 

  4. Oster, M., et al.: Quantifying Input and Output Spike Statistics of a Winner-Take-All Network in a Vision System. In: IEEE International Symposium on Circuits and Systems, ISCAS 2007 (2007)

    Google Scholar 

  5. Hafliger, P.: Adaptive WTA with an Analog VLSI Neuromorphic Learning Chip. IEEE T. Neural Networks 18(2) (2007)

    Google Scholar 

  6. Indiveri, G., et al.: A VLSI Array of Low-Power Spiking Neurons and Bistables Synapses with Spike-Timig Dependant Plasticity. IEEE T. Neural Networks 17(1) (2006)

    Google Scholar 

  7. Linares-Barranco, A., et al.: Using FPGA for visuo-motor control with a silicon retina and a humanoid robot. In: IEEE International Symposium on Circuits and Systemsm, ISCAS 2007 (2007)

    Google Scholar 

  8. Jiménez-Fernández, A., et al.: AER and dynamic systems co-simulation over Simulink with Xilinx System Generator. In: IEEE I. Conference on Electronic, Circuits and Systems, ICECS 2008 (2008)

    Google Scholar 

  9. Shepherd, G.: The Synaptic Organization of the Brain. Oxford University Press (1990)

    Google Scholar 

  10. Boahen, K.: Point-to-Point Connectivity Between Neuromorphic Chips Using Address Events. IEEE T. Circuits and Systems II 47(5) (2000)

    Google Scholar 

  11. Jiménez-Fernández, A., et al.: Spike-based control monitoring and analysis with Address Event Representation. In: IEEE Int. Conference on Computer Systems and Applications, AICCSA 2009 (2009)

    Google Scholar 

  12. Gómez-Rodríguez, F., et al.: AER tools for communications and debugging. In: Proceedings of IEEE Int. Sym. on Circuits and Systems, ISCAS 2006 (2006)

    Google Scholar 

  13. Berner, R., et al.: A 5 Meps $100 USB2.0 Address-Event Monitor-Sequencer Interface. In: IEEE International Symposium on Circuits and Systems, ISCAS 2007 (2007)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Cerezuela-Escudero, E., Dominguez-Morales, M.J., Jiménez-Fernández, A., Paz-Vicente, R., Linares-Barranco, A., Jiménez-Moreno, G. (2013). Spikes Monitors for FPGAs, an Experimental Comparative Study. In: Rojas, I., Joya, G., Gabestany, J. (eds) Advances in Computational Intelligence. IWANN 2013. Lecture Notes in Computer Science, vol 7902. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-38679-4_17

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-38679-4_17

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-38678-7

  • Online ISBN: 978-3-642-38679-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics