Performance Evaluation of the Sector Mapping Schemes Considering Mapping Table Size

  • Ilhoon Shin
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 351)

Abstract

The goal of the paper is to evaluate the performance of the sector mapping schems of flash translation layer (FTL) considering the different memory requirements of the schemes. Under the given memory, we assume that the available memory space is used as buffer for NAND flash memory and that the buffer is managed by the block-level LRU replacement scheme. The trace-drive simulation shows that the page mapping scheme delivers the best performance even though the available buffer size is smaller than other schemes. However, in the very memory-hash environment, other hybrid mapping schemes delivers a better performance than the page mapping scheme.

Keywords

flash translation layer NAND flash memory memory requirement buffer 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Ban, A.: Flash file system. United States Patent, No. 5,404,485 (1995) Google Scholar
  2. 2.
    Ban, A.: Flash file system optimized for page-mode flash technologies. United States Patent, No. 5,937,425 (1999) Google Scholar
  3. 3.
    Kim, J., Kim, J.M., Noh, S., Min, S., Cho, Y.: A space-efficient flash translation layer for compactflash systems. IEEE Transactions on Consumer Electronics 48, 366–375 (2002)CrossRefGoogle Scholar
  4. 4.
    Lee, S., Park, D., Chung, T., Choi, W., Lee, D., Park, S., Song, H.: A log buffer based flash translation layer using fully associative sector translation. ACM Transactions on Embedded Computing Systems 6(3) (2007)Google Scholar
  5. 5.
    Shin, I.: Light weight sector mapping scheme for NAND-based block devices. IEEE Transactions on Consumer Electronics 56, 651–656 (2010)CrossRefGoogle Scholar
  6. 6.
    Kang, S., Park, S., Jung, H., Shim, H., Cha, J.: Performance Trade-offs in using NVRAM write buffer for flash memory-based storage devices. IEEE Transactions on Computers 58(6), 744–758 (2009)MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Ilhoon Shin
    • 1
  1. 1.NowonGu GongleungDong, Seoul National University of Science and TechnologySeoulSouth Korea

Personalised recommendations