Abstract
A high-resolution multi-bit Delta-Sigma ADC implemented in a 0.18 μm CMOS technology is introduced [47]. The circuit is targeted for an ADSL Central-Office application. An area- and power-efficient realization of a single-loop modulator consisting of a 2nd-order loopfilter and a 3-bit quantizer with an oversampling-ratio of 96 is presented. The delta-sigma modulator features an 85 dB dynamic-range (DR) over a 300 kHz signal bandwidth. The measured power consumption of the ADC core is 15 mW only. An innovative biasing circuitry is introduced for the switched-capacitor integrators. The FOM taking the DR as reference (2.7) results in \(1.8~\frac{\mathrm{pJ}}{\mathrm{conv}}\).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
Note, for the given bandwidth of 300 kHz a reasonably high GBW can be afforded in the provided technology.
Bibliography
A.M. Abo, P.R. Gray, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter. IEEE J. Solid-State Circuits 34(5), 599–606 (1999)
A. Wiesbauer, J. Hauptmann, P. Laaser, Sigma delta converters in wireline communications, in Proceedings of 11th Workshop on Advances in Analog Circuit Design (AACD), Spa, Belgium (2002)
A. Wiesbauer, H. Weinberger, M. Clara, J. Hauptmann, A 13.5-bit cost optimized multi-bit delta-sigma ADC for ADSL, in Proceedings of the 25th ESSCIRC (1999), pp. 82–88
G.M. Jin, F.O. Eynde, W. Sansen, A high-speed CMOS comparator with 8-b resolution. IEEE J. Solid-State Circuits 27, 208–211 (1992)
I. Fujimori, L. Longo, A. Hirapethian et al., A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8x oversampling ratio. IEEE J. Solid-State Circuits 35, 1066–1073 (2000)
I. Marocco, A noise model platform for discrete-time sigma-delta A/D converters in VLSI design. Technical report, Diploma thesis at Politecnico di Bari, 2001; diploma thesis of colaboration between Infineon and Politecnico di Bari, Tutor: R. Gaggl
K. Vleugels, S. Rabii, B.A. Wooley, A 2.5 V broadband multi-bit sigma delta modulator with 95 db dynamic range, in IEEE ISSCC Proceedings (2001)
L.R. Carley, J. Kenny, A 16-bit 4th order noise shaping D/A converter, in IEEE CICC Proceedings, Rochester, NY (1998), pp. 21.7.1–21.7.4
R. Baird, T. Fiez, Improved ΔΣ DAC linearity using data weighted averaging, in IEEE ISCAS Proceedings, vol. 1 (1995), pp. 13–16
R. Gaggl, A. Wiesbauer, G. Fritz, Ch. Schranz, P. Pessl, A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18 μm CMOS. IEEE J. Solid-State Circuits 38(7), 1105–1114 (2003)
R. Schreier, G. Temes, Understanding Delta-Sigma Data Converters (Wiley, Hoboken, 2005)
S. Norsworthy, R. Schreier, G. Temes, Delta-Sigma Data Converters: Theory, Design and Simulation (Wiley-IEEE Press, New York, 1996). ISBN 0-7803-1045-4
T. Brooks, D.H. Robertson, D.F. Kelly, A. Del Muro, S.W. Harston, A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 db SNR. IEEE J. Solid-State Circuits 32, 1896–1906 (1997)
T. Shui, R. Schreier, F. Hudson, Mismatch shaping for a current-mode multibit delta-sigma DAC. IEEE J. Solid-State Circuits 34, 331–338 (1999)
W. Sansen, Analog Design Essentials (Springer, Dordrecht, 2006)
W. Sansen, Laker, Design of Analog Integrated Circuits ans Systems (McGraw-Hill, New York, 1994)
Y. Geerts, A. Marques, M. Steyaert, W. Sansen, A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for DSL-applications. IEEE J. Solid-State Circuits 34(7), 927–936 (1999)
Y. Geerts, M. Steyaert, W. Sansen, A high-performance multi-bit CMOS delta-sigma converter. IEEE J. Solid-State Circuits 35(12), 1829–1840 (2000)
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Gaggl, R. (2013). A Delta-Sigma Converter with Dynamic-Biasing Technique. In: Delta-Sigma A/D-Converters. Springer Series in Advanced Microelectronics, vol 39. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34543-2_3
Download citation
DOI: https://doi.org/10.1007/978-3-642-34543-2_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-34542-5
Online ISBN: 978-3-642-34543-2
eBook Packages: EngineeringEngineering (R0)