Formal Specification and Verification of Task Time Constraints for Real-Time Systems
Safety critical real-time systems (RTS) have stringent requirements related to the formal specification and verification of system’s task-level time constraints. The most common methods used to assess properties in design models rely on the translation from user models to formal verification languages like Time Petri Net (TPN), and on the expression of required properties using Timed Linear Temporal Logic (LTL), Computation Tree Logic (CTL) and μ-calculus. However, these logics are mainly used to assess safety and liveness properties. Their capability for expressing timing properties is more limited and can lead to combinatorial state space explosion problems during model checking. In addition, the existing methods are mainly concerned with logical relations between the events without the consideration of time tolerance.
This paper introduces a formal specification and verification method for assessing system’s task-level time constraints, including synchronization, coincidence, exclusion, precedence, sub-occurrence and causality, in both finite and infinite time scope. We propose a translation method to formally specify task-level time constraints, and decompose time constraints by a set of event-level time property patterns. These time property patterns are quantitative and independent from both the design modeling language and the verification language. The observer-based model checking method relying on TPN is used to verify these time property patterns. This contribution analyses the method’s computational complexity and performance for the various patterns. This task-level time constraints specification and verification method has been integrated in a time properties verification framework for UML-MARTE safety critical RTS.
KeywordsMDE RTS Task Time Constraint Formal Specification Verification Time Property Patterns Time Petri Net Observer-Based Model Checking
Unable to display preview. Download preview PDF.
- 1.André, C.: Verification of clock constraints: CCSL Observers in Esterel. Rapport de recherche RR-7211, INRIA (February 2010)Google Scholar
- 6.Object Management Group, Inc.: OMG Unified Modeling LanguageTM, Superstructure (February 2009)Google Scholar
- 7.Object Management Group, Inc.: UML profile for MARTE: modeling and analysis of real-time embedded systems version 1.0 (2009)Google Scholar
- 8.Peraldi-Frati, M., DeAntoni, J.: Scheduling multi clock real time systems: From requirements to implementation. In: 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Comptuing (ISORC), pp. 50–57. IEEE (March 2011)Google Scholar
- 9.Suryadevara, J., Seceleanu, C., Pettersson, P.: Pattern-driven support for designing component-based architectural models. In: 18th IEEE International Conference on Engineering of Computer-Based Systems (ECBS). IEEE CS (April 2011)Google Scholar