Advertisement

Abstract

Formats for describing timing behaviors range from fixed menus of standard patterns, to fully open-ended behavioral definitions; of which some may be supported by formal semantic underpinnings, while others are better characterized as primarily informal notations. Timing descriptions that allow flexible extension within a fully formalized framework constitute a particularly interesting area in this respect.

We present a small logic for expressing timing constraints in such an open-ended fashion, sprung out of our work with timing constraint semantics in the TIMMO-2-USE project [15]. The result is a non-modal, first-order logic over reals and sets of reals, which references the constrained objects solely in terms of event occurrences. Both finite and infinite behaviors may be expressed, and a core feature of the logic is the ability to restrict any constraint to just the finite ranges when a certain system mode is active.

Full syntactic and semantic definitions of our formula language are given, and as an indicator of its expressiveness, we show how to express all constraint forms currently defined by TIMMO-2-USE and AUTOSAR. A separate section deals with the support for mode-dependencies that have been proposed for both frameworks, and we demonstrate by an example how our generic mode-restriction mechanism formalizes the details of such an extension.

Keywords

Timing Constraint Temporal Logic Event Occurrence Delay Constraint Event Argument 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Abadi, M., Lamport, L., Taylor, R.W.: An old-fashioned recipe for real time. In: ACM Transactions on Programming Languages and Systems, pp. 1–27. Springer (1992)Google Scholar
  2. 2.
    Alur, R., Courcoubetis, C., Dill, D.: Model-checking for real-time systems. In: Proc. Logic in Computer Science, pp. 414–425. IEEE (June 1990)Google Scholar
  3. 3.
    Alur, R., Henzinger, T.A.: A really temporal logic. J. ACM 41(1), 181–203 (1994)MathSciNetzbMATHCrossRefGoogle Scholar
  4. 4.
    Amon, T., Borriello, G., Hu, T., Liu, J.: Symbolic timing verification of timing diagrams using Presburger formulas. In: Proc. 34th Annual Design Automation Conference, pp. 226–231. ACM, New York (1997)CrossRefGoogle Scholar
  5. 5.
    André, C., Mallet, F.: Clock constraints in UML/MARTE CCSL. Research report, INRIA (May 2008)Google Scholar
  6. 6.
    Homepage of the AUTOSAR project (2009), http://www.autosar.org
  7. 7.
    Chaochen, Z., Hoare, C.A.R., Ravn, A.P.: A calculus of durations. Inf. Process. Lett. 40(5), 269–276 (1991)MathSciNetzbMATHCrossRefGoogle Scholar
  8. 8.
    Cuenot, P., Frey, P., Johansson, R., Lönn, H., Papadopoulos, Y., Reiser, M.-O., Sandberg, A., Servat, D., Tavakoli Kolagari, R., Törngren, M., Weber, M.: 11 The EAST-ADL Architecture Description Language for Automotive Embedded Software. In: Giese, H., Karsai, G., Lee, E., Rumpe, B., Schätz, B. (eds.) MIBEERTS. LNCS, vol. 6100, pp. 297–307. Springer, Heidelberg (2010)Google Scholar
  9. 9.
    Grüninger, M., Menzel, C.: The process specification language (PSL) theory and applications. AI Mag. 24(3), 63–74 (2003)Google Scholar
  10. 10.
    Johansson, R., Frey, P., Jonsson, J., Nordlander, J., Pathan, R.M., Feiertag, N., Schlager, M., Espinoza, H., Richter, K., Kuntz, S., Lönn, H., Kolagari, R.T., Blom, H.: TADL: Timing augmented description language, version 2. Technical report (October 2009)Google Scholar
  11. 11.
    Larsen, K.G., Pettersson, P., Yi, W.: UPPAAL in a nutshell. Int. Journal on Software Tools for Technology Transfer 1, 134–152 (1997)zbMATHCrossRefGoogle Scholar
  12. 12.
    Mattolini, R., Nesi, P.: An interval logic for real-time system specification. IEEE Trans. Softw. Eng. 27(3), 208–227 (2001)CrossRefGoogle Scholar
  13. 13.
    Moszkowski, B.: A temporal logic for multilevel reasoning about hardware. Computer 18, 10–19 (1985)CrossRefGoogle Scholar
  14. 14.
    UML profile for MARTE: Modeling and analysis of real-time embedded systems. Tech. rep., OMG (November 2009), http://www.omg.org/spec/MARTE/1.0
  15. 15.
    Homepage of the TIMMO-2-USE project (2012), http://www.timmo-2-use.org

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Björn Lisper
    • 1
  • Johan Nordlander
    • 2
  1. 1.School of Innovation, Design, and EngineeringMälardalen UniversityVästeråsSweden
  2. 2.Department of Computer Science, Electrical and Space EngineeringLuleå University of TechnologyLuleåSweden

Personalised recommendations