Skip to main content

Cyfield-RISP: Generating Dynamic Instruction Set Processors for Reconfigurable Hardware Using OpenCL

  • Conference paper
  • 3798 Accesses

Part of the Lecture Notes in Computer Science book series (LNTCS,volume 7552)

Abstract

In this work a novel approach to automatically generate hardware is introduced that allows accelerated simulation of artificial neural networks (ANN) on field-programming gate arrays (FPGAs). A compiler architecture has been designed that primarily aims at reducing the development effort for non-hardware developers. This is done by implementing automatic generation of accordingly adjusted hardware processors. Deduced from high-level OpenCL source code, the processors are able to spatially map ANNs in a massive parallel fashion.

This is a preview of subscription content, access via your institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • DOI: 10.1007/978-3-642-33269-2_22
  • Chapter length: 8 pages
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
eBook
USD   99.00
Price excludes VAT (USA)
  • ISBN: 978-3-642-33269-2
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
Softcover Book
USD   131.00
Price excludes VAT (USA)

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Jääskeläinen, P., de La Lama, C.S., Huerta, P., Takala, J.: Opencl-based design methodology for application-specific processors. In: 2010 International Conference on Embedded Computer Systems (SAMOS), pp. 223–230 (2010)

    Google Scholar 

  2. Owaida, M., Bellas, N., Daloukas, K., Antonopoulos, C.: Synthesis of platform architectures from opencl programs. In: 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 186–193 (2011)

    Google Scholar 

  3. Holland, B., Vacas, M., Aggarwal, V., Deville, R., Troxel, I., George, A.: Survey of C-based Application Mapping Tools for Reconfigurable Computing. In: Proceedings of the 8th Annual Conference on Military and Aerospace Programmable Logic Devices, MAPLD 2005 (September 2005)

    Google Scholar 

  4. El-Araby, E., Taher, M., Abouellail, M., El-Ghazawi, T., Newby, G.: Comparative Analysis of High Level Programming for Reconfigurable Computers: Methodology and Empirical Study. In: 3rd Southern Conference on Programmable Logic, SPL 2007, pp. 99–106 (February 2007)

    Google Scholar 

  5. Khronos OpenCL Working Group: The OpenCL Specification, Version 1.2, Rev. 15 (November 15, 2011)

    Google Scholar 

  6. Hoffmann, J., El-Laithy, K., Güttler, F., Bogdan, M.: Simulating Biological-Inspired Spiking Neural Networks with OpenCL. In: Diamantaras, K., Duch, W., Iliadis, L.S. (eds.) ICANN 2010, Part I. LNCS, vol. 6352, pp. 184–187. Springer, Heidelberg (2010)

    CrossRef  Google Scholar 

  7. Barat, F., Lauwereins, R.: Reconfigurable Instruction Set Processors: A Survey. In: Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping, RSP 2000, IEEE Computer Society, Washington, DC (2000)

    Google Scholar 

  8. Guo, Z., Najjar, W., Vahid, F., Vissers, K.: A quantitative analysis of the speedup factors of FPGAs over processors. In: Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, FPGA 2004, pp. 162–170. ACM, New York (2004)

    CrossRef  Google Scholar 

  9. Lattner, C., Adve, V.: LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In: Proceedings of the 2004 International Symposium on Code Generation and Optimization, CGO 2004, Palo Alto, California (March 2004)

    Google Scholar 

  10. Möhl, S.: The Mitrion-C Programming Language. Mitrionics Inc., Lund (2005)

    Google Scholar 

  11. Mitrion-C Application Development on SGI Altix 350/RC100. In: 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2007 (2007)

    Google Scholar 

  12. Kamat, R.K., Shinde, S.A., Shelake, V.G.: Unleash the System On Chip using FPGAs and Handel C, 1st edn. Springer Publishing Company, Incorporated (2009)

    Google Scholar 

  13. Mingjie, L., Lebedev, I., Wawrzynek, J.: Openrcl: Low-power high-performance computing with reconfigurable devices. In: 2010 International Conference on Field Programmable Logic and Applications, FPL, pp. 458–463 (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and Permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Hoffmann, J., Güttler, F., El-Laithy, K., Bogdan, M. (2012). Cyfield-RISP: Generating Dynamic Instruction Set Processors for Reconfigurable Hardware Using OpenCL. In: Villa, A.E.P., Duch, W., Érdi, P., Masulli, F., Palm, G. (eds) Artificial Neural Networks and Machine Learning – ICANN 2012. ICANN 2012. Lecture Notes in Computer Science, vol 7552. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-33269-2_22

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-33269-2_22

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-33268-5

  • Online ISBN: 978-3-642-33269-2

  • eBook Packages: Computer ScienceComputer Science (R0)