Abstract
Computer architecture in recent years shifted focus from performance to power efficiency (a combined metric or performance and energy consumption). For decades architects translated Moore’s law into performance, but we are now close to hitting two major “walls”: The first is the “power wall,” or our inability to significantly reduce power consumption (and more importantly power density). The power wall is likely to lead us to a “dark silicon” future where the majority of the transistors on a chip will have to be turned off because of power constraints. The second is the “memory wall.” Because, fundamentally, our current memory technology can be fast or vast, but not both at the same time, we have to rely on a complex memory hierarchy which, nevertheless, has significant limitations. In addition to power and performance, architects also worry about reliability. As we scale to very small feature sizes, devices become increasingly unreliable. A new trend that is emerging, however, is to embrace unreliability rather than fight it. This chapter discusses the challenges computer architects are facing today and the possible connections at the architectural level with novel devices that are in development.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Dennard, R.H., Gaensslen, F.H., Rideout, V.L., Bassous, E., LeBlanc, A.R.: Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J. Solid State Circ. 9(5), 256–268 (1974)
Borkar, S.: Design perspectives on 22nm CMOS and beyond. In: Proceedings of the 46\({}^{\mathrm{th}}\) Design Automation Conference, (DAC’09), (2009)
Kumar, R.., Tullsen, D.M., Jouppi, N.P., Ranganathan, P.: Heterogeneous chip multiprocessors. IEEE Comput. 38(11), 32–38 (2005)
Muller, M.: Chief Technology Officer, ARM, “Dark Silicon and the Internet,” http://www.eetimes.com/virtualshows/ArmProgramSchedule
Esmaeilzadeh, H., Blem, E., St. Amant, R., Sankaralingam, K., Burger, D.: Dark silicon and the end of multicore scaling. In: Proceeding of the 38th annual international symposium on Computer architecture (ISCA ’11), (2011)
Venkatesh, G. et al.: Conservation cores: reducing the energy of mature computations. In: Architectural Support for Programming Languages and Operating Systems (ASPLOS), (2010)
Dally W.: Throughput computing. In: keynote at International Conference on Supercomputing, (2010), http://videos.dac.com/46th/wedkey/dally.html
Wulf, Wm.A., McKee, Sally A.: Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput. Architect. News 23(1), 20–24 (1995)
Molka, D. et. al.: Memory performance and cache coherency effects on an Intel Nehalem multiprocessor system. In: Parallel Architectures and Compilation Techniques, (2009)
Keramidas, G., Spiliopoulos, V., Kaxiras, S.: Interval-based models for run-time DVFS orchestration in superscalar processors. In: Proceedings of the 7th ACM International Conference on Computing Frontiers (CF ’10), (2010)
Hall, M. et al.: Mapping irregular applications to DIVA, a PIM-based data-intensive architecture. In: Proceedings of the 1999 ACM/IEEE conference on Supercomputing, (1999)
Patterson, D. et al.: A case for intelligent RAM. IEEE Micro 17(2), 34–44 (1997)
Kaxiras, S., Keramidas, G.: IPStash: a power-efficient memory architecture for IP-lookup. In: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, (2003)
Borkar, S., Karnik, T., Vivek, De: Design and reliability challenges in nanometer technologies. In: Proceedings of the 41st annual Design Automation Conference (DAC ’04), (2004)
Ernst, D. et al.: Razor: A low-power pipeline based on circuit-level timing speculation. Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, (2003)
Shanbhag, Naresh R., Abdallah, Rami A., Kumar, Rakesh, Jones, Douglas L.: Stochastic computation. 47th ACM/IEEE Design Automation Conference (DAC) (2010)
Olukotun, K., Hammond, L.: The future of microprocessors. ACM Queue 3(7) (2005)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kaxiras, S. (2013). Architecture at the End of Moore. In: Lorente, N., Joachim, C. (eds) Architecture and Design of Molecule Logic Gates and Atom Circuits. Advances in Atom and Single Molecule Machines. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-33137-4_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-33137-4_1
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-33136-7
Online ISBN: 978-3-642-33137-4
eBook Packages: Chemistry and Materials ScienceChemistry and Material Science (R0)