Advertisement

An Efficient Management Technique for Fast SRAM Subsystems

  • Jongwon Lee
  • Doosan Cho
  • Yunheung Paek
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7425)

Abstract

Today’s primitive battery technology make the energy consumption as a limiting factor to develop an embedded system. In embedded systems, memory system is the major component consuming energy since it occupies the largest area on a chip. Thus, memory system optimization is becoming more important for efficient system design and utilization. For that reason, energy efficient Scratch Pad Memories (SPMs) are thus becoming common, though unlike caches they require software management techniques.

Many embedded data-intensive applications like communication and encryption codes (viterbi, reed-solomon, etc.) usually include irregular data access patterns. Such access patterns are not amenable to a compiler with static analysis. Thus, they prevent efficient use of a SPM hierarchy for energy and performance efficiency. In this work, we present a profiling based technique. It uses memory access traces to identify data elements that can profitably be placed in the SPMs to maximize performance and energy gains.

Keywords

Main Memory Array Element Access Pattern Data Reusability Reusability Factor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Absar, J., Catthoor, F.: Compiler-Based Approach for Exploiting Scratch-Pad in Presence of Irregular Array Access. In: Proceedings of DATE (2005)Google Scholar
  2. 2.
    Banakar, R., Steinke, S., Lee, B.-S., Balakrishnan, M., Marwedel, P.: Scratchpad Memory: A Design Alternative for Cache On-chip Memory in Embedded Systems. In: International Symposium on Hardware/Software Codesign (May 2002)Google Scholar
  3. 3.
    Burger, D., Austin, T.M.: The SimpleScalar tool set, version 2.0. InTechnical Report 1342, University of Wisconsin-Madison, CS Department (June 1997)Google Scholar
  4. 4.
    Chen, G., Ozturk, O., Kandemir, M., Karakoy, M.: Dynamic Scratch-Pad Memory Management for Irregular Array Access Patterns. In: DATE (March 2006)Google Scholar
  5. 5.
    Felner, A., Kraus, S., Korf, R.E.: KBFS: K-Best-First-Search. In: Annuals of Mathematics and Artificial Intelligence, pp. 19–39 (2003)Google Scholar
  6. 6.
    Kandemir, M., Ramanujam, J., Irwin, M.J., Vijaykrishnan, N., Kadayif, I., Parikh, A.: Dynamic Management of Scratch-Pad Memory Space. In: Proceedings of the Design Automation Conference, pp. 690–695 (June 2001)Google Scholar
  7. 7.
    Lin, S., Costello, D.: Error Control Coding: Fundamentals and Applications. Book, Practice Hall (October 1982)Google Scholar
  8. 8.
    Palkovic, M., Miranda, M., Denolf, K., Vos, P., Catthoor, F.: Systematic Address and Control Code Transformations for Performance Optimisation of a MPEG-4 Video Decoder. In: Proceedings of ASP-DAC (2002)Google Scholar
  9. 9.
    Panda, P., Dutt, N., Nicolau, A.: Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In: Proceedings of DATE (1997)Google Scholar
  10. 10.
    Steinke, S., Wehmeyer, L., Lee, B., Marwedel, P.: Assigning Program and Data Objects to Scratchpad for Energy Reduction. In: Proceedings of DATE (2002)Google Scholar
  11. 11.
    Shivakumar, P., Jouppi, N.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Technical Report (August 2001)Google Scholar
  12. 12.
    Sjodin, J., Platen, C.: Storage Allocation for Embedded Processors. In: Proceedings of the Conference on Compilers, and Architecture, and Synthesis for Embedded Systems, pp. 15–23 (2001)Google Scholar
  13. 13.
    Udayakumaran, S., Barua, R.: Compiler-decided Dynamic Memory Allocation for Scratch-Pad based Embedded Systems. In: Proceedings of the Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 276–286 (2003)Google Scholar
  14. 14.
    Verma, M., Wehmeyer, L., Marwedel, P.: Dynamic Overlay of Scratchpad Memory for Energy Minimization. In: Proceedings of CODES (2004)Google Scholar
  15. 15.
    EDN Embedded Microprocessor Benchmark Consortium, http://www.eembc.org

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Jongwon Lee
    • 1
  • Doosan Cho
    • 2
  • Yunheung Paek
    • 1
  1. 1.School of Electrical Engineering and Computer ScienceSeoul National UniversityKorea
  2. 2.Department of Electronic EngineeringSunchon National UniversityKorea

Personalised recommendations