Comparative Study and Analysis of Short Channel Effects for 180nm and 45nm Transistors

  • Kiran Agarwal Gupta
  • Dinesh K. Anvekar
  • V. Venkateswarlu
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 178)

Abstract

There has been a continuous scaling trend of semiconductor devices in order to keep pace with Moore’s law and this seems to an end. This is due to various design pitfalls like short channel effects (SCE) and variations in process design parameters leading to high leakage currents. The design of low power circuits, battery operated and portable electronic systems has become a challenge for the VLSI circuit designers with scaling trends. The recent venture by Intel in silicon material processes technology, in the manufacture of 45nm Metal Oxide semiconductor Field Effect Transistor (MOSFET) has extended Moore’s Law for some more years. Circuit designing using MOSFETs at deep sub micron levels, needs a careful study of the behaviour of short channel devices for the parameter variations such as threshold voltage, channel length leading to high leakage currents and poor performance of devices. The possibility of scaling down of transistors further has been achieved by replacement of silicon oxide with high-k dielectric gate material by Intel in 45nm devices [1, 2]. In this paper an attempt has been made to investigate and compare the short channel effects and other design challenges for 180nm and 45 nm technology nodes. Thus, this paper presents a comparative study of 180nm and 45nm nMOS transistors with respect to short channel effects and its impact on CMOS circuit design parameters. The results of extensive simulations have been presented and were carried out using Virtuoso Cadence Spectre Simulator.

Index words

MOSFETs process parameter variations short channel effects DIBL leakage current low power 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Kuhn, K.J., Chris, K., Mark, A.K., et al.: Intel’s 45nm CMOS Technology. Intel. Technology Journal 12(2), 77–156 (2008)Google Scholar
  2. 2.
    Ahmed, K., Schuegraf, K.: Transistor wars-rival Architectures face off in a bid to keep Moore’s Law alive. IEEE Spectrum 48(11), 44–49 (2011)CrossRefGoogle Scholar
  3. 3.
    Shockley, W.: Problems related to p-n junctions in silicon. Solid-State Electronics 2, 35–67 (1961)CrossRefGoogle Scholar
  4. 4.
    Kuhn, K.J.: Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS. In: IEEE International Electron Devices Meeting, IEDM Technical Digest, pp. 471–474 (December 2007)Google Scholar
  5. 5.
    Future Fab International, Special Focus: International Technology Roadmap for semiconductors, p. 55Google Scholar
  6. 6.
    Morshed, T.H., Yang, W.(M.), Dunga, M.V.: BSIM 4.6.4 MOSFET Model -Users Manual, p.47Google Scholar
  7. 7.
    Agarwal Gupta, K., et al.: The impact of channel-widthon threshold voltage for short channel devices. In: IEEE TENCON 2011, Circuits and Systems, Indonesia, November 21-24, pp. 715–719 (2011)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Kiran Agarwal Gupta
    • 1
  • Dinesh K. Anvekar
    • 2
  • V. Venkateswarlu
    • 3
  1. 1.Dept of E&CDayananda Sagar College of Engineering (VTU)BangaloreIndia
  2. 2.Innovations & Six Sigma SpecialistHoneywell Technology Solutions LabBangaloreIndia
  3. 3.Dept. of Post Graduate Studies in Engineering, VTU Extension CentreUTL Technologies Ltd.BangaloreIndia

Personalised recommendations