Advertisement

A Scheme for Improving Bit Efficiency for Residue Number System

  • Chaitali Biswas Dutta
  • Partha Garai
  • Amitabha Sinha
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 178)

Abstract

Residue Number System (RNS), which originates from the Chinese Remainder Theorem, offers a promising future in VLSI because of its carry-free operations in addition, subtraction and multiplication. This property of RNS is very helpful to reduce the complexity of calculation in many applications. A residue number system represents a large integer using a set of smaller integers, called residues. But the area overhead, cost and speed not only depend on this word length, but also the selection of moduli, which is a very crucial step for residue system. This parameter determines bit efficiency, area, frequency etc. In this paper we propose a new moduli set selection technique to improve bit efficiency which can be used to construct a residue system for digital signal processing environment. Subsequently, it is theoretically proved and illustrated using examples, that the proposed solution gives better results than the schemes reported in the literature. The novelty of the architecture is shown by comparison the different schemes reported in the literature.

Keywords

Digital Signal Processing Arithmetic Operation Number System Chinese Remainder Theorem Residue Number System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Hayes, J.P.: Computer Architecture and Organization. McGraw-Hill (2004)Google Scholar
  2. 2.
    Hwang, K.: Computer Arithmetic: Principles, Architecture and Design. John Wiley and Sons (1979)Google Scholar
  3. 3.
    Chiang, C.L., Johnsson, L.: Residue Arithmetic and VLSI. Technical Report, California Institute of Technology (2002)Google Scholar
  4. 4.
    Taylor, F.: A Single Modulus ALU for Signal Processing. IEEE Transactions on Acoustics, Speech, Signal Processing 33, 1302–1315 (1985)CrossRefGoogle Scholar
  5. 5.
    Freking, W.L., Parhi, K.K.: Low-Power FIR Digital Filters Using Residue Arithmetic. In: Proceedings of the 31st Asil. Conference on Signals, System and Computer, Pacific Grove, CA, USA, pp. 739–743 (1997)Google Scholar
  6. 6.
    Yen Sung-Ming, L.S., Seungjoo, K., Sang-Jae, M.: RSA Speed-up with Chinese Remainder Theorem Immune against Hardware Fault Cryptanalysis. IEEE Transactions on Computers 52, 461–472 (2003)CrossRefGoogle Scholar
  7. 7.
    Omondy, A., Premkumar, B.: Residue Number System theory and implementation. Imperial College Press (2007)Google Scholar
  8. 8.
    Zhongde Wang, G.J., Miller, W.: An Efficient 3-Modulus Residue to Binary Converter. IEEE Transactions on Circuits and Systems 3, 1305–1308 (1996)Google Scholar
  9. 9.
    Wei Wang, M.S., Ahmad, M.: Moduli Selection in RNS for Efficient VLSI Implementation. In: International Symposium on Circuits and Systems, vol. 4, pp. IV–512 – IV–515 (2003)Google Scholar
  10. 10.
    Ja, L.K.: Interval Arithmetic Operations in Residue Number System. IEICE Transactions on Information and Systems, 1361–1371 (2002)Google Scholar
  11. 11.
    Ding, D.P.C., Salomaa, A.: Chinese Remainder Theorem: Applications in Computing, Coding, Cryptography. Word Scientific (1996)Google Scholar
  12. 12.
    Wang, Y.: Thirty-Second Asilomar Conference on Signals, Systems and Computers. New Chinese Remainder Theorems, 165–171 (November 1998)Google Scholar
  13. 13.
    Skavantzos, A., Wang, Y.: Thirty-Second Asilomar Conference on Signals, Systems and Computers. In: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 165–168 (1999)Google Scholar
  14. 14.
    Gbolagade, K.A., Cotofana, S.D.: An Efficient RNS to Binary Converter Using the Moduli Set 2n + 1, 2n, 2n - 1. IEEE Transactions on Analog and Digital Signal Processing 39, 480–482 (1992)CrossRefGoogle Scholar
  15. 15.
    Piestrak, S.J.: A High-speed Realization of a Residue to Binary Number System Converter. IEEE Transactions on Analog and Digital Signal Processing 42, 661–663 (1995)CrossRefGoogle Scholar
  16. 16.
    Wei Wang, M.S., Ahmad, M.: An Efficient Residue-to-Binary Converter. In: Proceedings of the IEEE Midwest Circuits and Systems Conference, Lansing, MI, USA, pp. 904–907 (2000)Google Scholar
  17. 17.
    Abdallah, M., Skavantzos, A.: A Systematic Approach for Selecting Practical Moduli Sets for Residue Number Systems. In: 27th Southeastern Symposium on System Theory, pp. 445–449 (1995)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Chaitali Biswas Dutta
    • 1
    • 2
  • Partha Garai
    • 3
  • Amitabha Sinha
    • 4
  1. 1.Dept of CSEUniversity of KalyaniKalyaniIndia
  2. 2.Dept of Computer ApplicationGirijananda Chowdhury Institute of Management & TechnologyGuwahatiIndia
  3. 3.Machine Intelligence UnitIndian Statistical Institute, KolkataKolkataIndia
  4. 4.School of Information TechnologyWest Bengal University of TechnologyKolkataIndia

Personalised recommendations