Design of Efficient Reversible Multiplier

  • H. G. Rangaraju
  • Aakash Babu Suresh
  • K. N. Muralidhara
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 178)


Reversible logic is emerging computing paradigm with applications in Ultra-low power Nano computing, quantum computing, Low power CMOS design, Optical Information Processing, Bioinformatics etc. In this paper, the 4x4 reversible multiplier circuit is proposed with the design of new reversible gate called RAM. The proposed multiplier circuit is efficient compared to the existing designs in terms of gate counts, garbage outputs, constant inputs and quantum cost. The design can be generalized to construct NxN reversible multiplier circuit.


Reversible Gate Reversible Logic Constant/Garbage Input Garbage Output Quantum Cost Reversible Multiplier 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Landauer, R.: Irreversibility and Heat Generation in the Computational Process. IBM J. of Research and Development 5, 183–191 (1961)MathSciNetMATHCrossRefGoogle Scholar
  2. 2.
    Bennett, C.H.: Logical Reversibility of Computation. IBM J. of Research and Development 17, 525–532 (1973)MATHCrossRefGoogle Scholar
  3. 3.
    Kerntopf, P., et al.: On Universality of General Reversible Multiple Valued Logic Gates. In: IEEE International Symposium Multiple Valued Logic, pp. 68–73 (2004)Google Scholar
  4. 4.
    Feynman, R.P.: Quantum Mechanical Computers. Optics News 11, 11–20 (1985)CrossRefGoogle Scholar
  5. 5.
    Toffoli, T.: Reversible Computing. Technical Memo MIT/LCS/TM-151, MIT Lab for Computer Science (1980)Google Scholar
  6. 6.
    Fredkin, E., Toffoli, T.: Conservative Logic. International J. of Theoretical Physics 21, 219–253 (1985)MathSciNetCrossRefGoogle Scholar
  7. 7.
    Peres, A.: Reversible Logic and Quantum Computers. International J. Physical Review General Physics 32, 3266–3276 (1985)MathSciNetCrossRefGoogle Scholar
  8. 8.
    Hung, W.N.N., et al.: Optimal Synthesis of Multiple Output Boolean Functions Using a Set of Quantum Gates by Symbolic Reachability Analysis. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 25, 1652–1663 (2006)CrossRefGoogle Scholar
  9. 9.
    Thapliyal, H., Ranganathan, N.: Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate. In: IEEE Computer Society Annual Symposium on VLSI, pp. 229–234 (2009)Google Scholar
  10. 10.
    Bhagyalakshmi, H.R., Venkatesha, M.K.: An Improved Design of a Multiplier using Reversible Logic Gates. International J. Engineering Science and Technology, 3838–3845 (2010)Google Scholar
  11. 11.
    Zhou, R., et al.: Comment on Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology. World Applied Sciences Journal, 161–165 (2010)Google Scholar
  12. 12.
    Islam, M.S., et al.: Low Cost Quantum Realization of Reversible Multip-lier Circuit. Information Technology Journal 8, 208–213 (2009)MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • H. G. Rangaraju
    • 1
  • Aakash Babu Suresh
    • 2
  • K. N. Muralidhara
    • 3
  1. 1.Department of Electronics and Communication EngineeringGovernment Engineering CollegeChamarajanagarIndia
  2. 2.Robert Bosch Engineering and Business Solutions LimitedBangaloreIndia
  3. 3.Department of Electronics and Communication EngineeringP E S College of EngineeringMandyaIndia

Personalised recommendations