Skip to main content

Implementation of Gating Technique with Modified Scan Flip-Flop for Low Power Testing of VLSI Chips

  • Conference paper

Part of the Lecture Notes in Computer Science book series (LNTCS,volume 7373)

Abstract

We present a technique to reduce the power of combinational circuits during testing. Power dissipation of IC during test mode is greater than the IC’s normal mode of functioning. During testing a significant fraction of test power is dissipated in the combinational circuits. To reduce the test power we proposed a modified structure of scan flip-flop in our previous work. In this paper we present the two possible gating techniques for the modified scan flip-flop to reduce the power dissipation due to unnecessary switching of combinational circuits too. The proposed method is implemented in some of the ISCAS benchmark circuits to observe the percentage of power saving after applying the gating technique. The result of our experiment shows that, about 13%-18.5% more power saving in addition to the proposed scan flip-flop.

Keywords

  • low power testing
  • shift cycle
  • capture cycle
  • scanflip-flop
  • gating technique

This is a preview of subscription content, access via your institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (Canada)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (Canada)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (Canada)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Zorian, Y.: A distributed BIST control scheme for complex VLSI devices. In: IEEE VLSI Test Symposium, pp. 4–9 (1993)

    Google Scholar 

  2. Dobholkar, V., et al.: Techniques to minimize power dissipation in scan and combinational circuits during test application. IEEE Transactions on Computer Aided Design, 1325–1333 (December 1998)

    Google Scholar 

  3. Kajihara, S., et al.: Test vector modification for power reduction during scan testing. In: Proceedings VLSI Test Symposium (2002)

    Google Scholar 

  4. Ramersaro, et al.: Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs. In: International Test Conference, pp. 1–10 (2006)

    Google Scholar 

  5. Gerstendorfer, S., Wunderlich, H.J.: Minimized power consumption for scan based BIST. In: Proceeding International Test Conference (1999)

    Google Scholar 

  6. Zhang, et al.: Power reduction in test-per-scan BIST. In: Proc. Int. OnLine Testing Workshop, pp. 133–138 (2000)

    Google Scholar 

  7. Bhunia, S., Mahmoodi, H., Ghosh, D., Mukhopadhyay, S., Roy, K.: Low power scan design using first level supply gating. IEEE Transactions on VLSI System 13(3), 384–395 (2005)

    CrossRef  Google Scholar 

  8. Mishra, A., Sinha, N., Satdev, Singh, V., Chakravarthy, S., Singh, A.D.: Modified scan flip flop for low power testing. In: Proceedings 19th IEEE Asian Test Symposium, pp. 367–370 (2010)

    Google Scholar 

  9. Hossain, R., Wronski, L.D., Albicki, A.: Low power design using double edge triggered flip flops. IEEE Transaction on VLSI System 2(2), 261–265 (1994)

    CrossRef  Google Scholar 

  10. Blair, G.M.: Low power double edge triggered flipflop. Electronics Letters 33(10), 1581–1582 (1997)

    CrossRef  Google Scholar 

  11. Strollo, G.M., Napoli, E., Cimino, C.: Low power double edge triggered flip flop using one latch. Electronics Letters 35(3), 187–188 (1999)

    CrossRef  Google Scholar 

  12. Jayagowri, R., Gurumurthy, K.S.: Design and Implementation of Area and Power Optimised Novel ScanFlop. International Journal of VLSI design & Communication (VLSICS) 2(1), 37–43 (2011)

    CrossRef  Google Scholar 

  13. Jayagowri, R., Gurumurthy, K.S.: A Technique for Low Power Testing of VLSI Chips. In: Proceedings of IEEE International Conference on Devices, Circuits and Systems, pp. 662–665 (2012), doi:10.1109/ICDCSyst.2012.6188654

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and Permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Jayagowri, R., Gurumurthy, K.S. (2012). Implementation of Gating Technique with Modified Scan Flip-Flop for Low Power Testing of VLSI Chips. In: Rahaman, H., Chattopadhyay, S., Chattopadhyay, S. (eds) Progress in VLSI Design and Test. Lecture Notes in Computer Science, vol 7373. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-31494-0_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-31494-0_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-31493-3

  • Online ISBN: 978-3-642-31494-0

  • eBook Packages: Computer ScienceComputer Science (R0)