Abstract
In this paper we have analysed the analog performance of conventional as well as dual-k spacer based underlap FinFET. Dual-k spacer in underlap FinFET is used to improve the gate electrostatic integrity. The inner high-k spacer helps in better screening out of gate sidewall fringing fields, thereby, increasing transconductance and reducing output conductance with increase in total gate capacitance. We have observed that, as compared to conventional single spacer design, the gain of dual-k spacer based design can be doubled (≥ 6dB) without affecting cutoff frequency. More so, the doping gradient can be relaxed to 9nm/dec in case of dual-k spacer based underlap N/P-FinFET because of excellent control over short channel effects and improved analog performance.
Keywords
- Short channel effect (SCE)
- Dual-k spacer
- Figures of Merit (FOM)
- Electrostatic integrity (EI)
- Intrinsic gain
- Cutoff frequency
This is a preview of subscription content, access via your institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Kranti, A., Armstrong, G.A.: Source/Drain Extension Region Engineering in FinFETs for Low-Voltage Analog Applications. IEEE Electron Device Lett. 28(2), 139–141 (2007)
Interntional Technology Roadmap for Semiconductor, (ITRS) 2005 for Radio Frequency and Analog/Mixed-signal Technologies for Wireless Integration (2005), http://www.itrs.net
Kedzierski, J., Ieong, M., Nowak, E., Kanarsky, T.S., Zhang, Y., Roy, R., Boyd, D., Fried, D., Wong, H.-S.P.: Extension and Source/Drain Design for High-Performance FinFET Devices. IEEE Trans. on Electron Devices 50(4), 952–958 (2003)
Dixit, A., Kottantharayil, A., Collaert, N., Goodwin, M., Jurczak, M., Meyer, K.D.: Analysis of the Parasitic S/D Resistance in Multiple-Gate FETs. IEEE Trans. on Electron Devices 52(6), 1132–1140 (2005)
Trivedi, V., Fossum, J.G., Chodhury, M.M.: Nanoscale FinFETs with Gate-Source/Drain Underlap. IEEE Trans. on Electron Devices 52(1), 56–62 (2005)
Vega, R.A., Liu, K., Liu, T.-J.K.: Dopant Segregated Schottky Source/Drain Double Gate MOSFET Design in the Direct Source-to-Drain Tunneling Regime. IEEE Trans. on Electron Devices 56(9), 2016–2026 (2009)
Virani, H.G., Gundapaneni, S., Kottantharayil, A.: Double Dielectric Spacer for the Enhancement of Silicon p-Channel Tunnel Field Effect Transistor Performance. Japanese Journal of Applied Physics 50, 04DC04, 1–6 (2011)
Sentarus Device User Guide, http://www.synopsys.com
Sachid, A.B., Manoj, C.R., Sharma, D.K., Rao, V.R.: Gate Fringe Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization. IEEE Electron Device Lett. 29(1), 128–130 (2008)
Kranti, A., Chung, T.M., Raskin, J.-P.: Analysis of Static and Dynamic Performance of Short Channel Double Gate Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor for Improved Cutoff Frequency. Japanese Journal of Applied Physics 44(4B), 2340–2346 (2005)
International Technology Roadmap for Semiconductors (2007), http://www.itrs.net
Kalra, P.: Advanced Source/drain Technologyy for Nanoscale CMOS, PhD Thesis, University of California, Berkeley (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nandi, A., Saxena, A.K., Dasgupta, S. (2012). Analog Performance Analysis of Dual-k Spacer Based Underlap FinFET. In: Rahaman, H., Chattopadhyay, S., Chattopadhyay, S. (eds) Progress in VLSI Design and Test. Lecture Notes in Computer Science, vol 7373. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-31494-0_6
Download citation
DOI: https://doi.org/10.1007/978-3-642-31494-0_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-31493-3
Online ISBN: 978-3-642-31494-0
eBook Packages: Computer ScienceComputer Science (R0)
