Conclusion and Outlook
High-performance CMOS D/A-converters suitable for SoC-integration in a digital transceiver face stringent silicon area and power consumption constraints. The resolution of these converters is fundamentally limited by the matching and the finite output impedance of the current sources, circuit and jitter noise, as well as a number of dynamic effects that dominate the spectral purity of the analog output at higher signal frequencies.
KeywordsCurrent Source CMOS Technology Output Impedance Volterra Kernel Switching Error
- 180.K. Chan, I. Galton, A 14b 100MS/s DAC with fully segmented dynamic element matching. IEEE International Solid-State Circuits Conference 2006, Digest of Technical Papers, pp. 390–391, 2006Google Scholar
- 181.K. Chan, J. Zhu, I. Galton, A 150MS/s 14-bit segmented DEM DAC with greater than 83dB of SFDR across the Nyquist band. Symposium on VLSI Circuits Digest of Technical Papers, pp. 200–201, 2007Google Scholar
- 183.Y. Tang, J. Briaire, K. Doris, R. van Veldhoven, P.C.W. van Beek, H.J.A. Hegt, A.H.M. Roermund, A 14 bit 200 MS/s DAC With SFDR > 78 dBc, IM3 < − 73 dBc and NSD < 163 dBm/Hz across the whole nyquist band enabled by dynamic-mismatch mapping. IEEE J. Solid-State Circ. 46(6), 1371–1381 (2011)CrossRefGoogle Scholar
- 185.S.C. Cripps, RF Power Amplifiers for Wireless Communications, 2nd edn. (Artech House, Boston, MA, 2006). ISBN:1-59693-018-7Google Scholar