Skip to main content

Towards Hardware Implementation of INDECT Block Cipher

  • Conference paper

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 287))

Abstract

This paper presents the first steps towards hardware implementation of INDECT Block Cipher (IBC) — a new symmetric block cipher invented in INDECT project. Currently, end-users can encrypt or decrypt single files by the software implementation of IBC but migration to hardware allows to speed up the encryption and decryption processes. In the paper, the authors describe software and hardware environments (Xilinx Spartan platform and System Generator environment) where the implementation is performed. Also, the models of IBC encryptor and decryptor developed in System Generator environment are presented in detail. Additionally, some considerations and propositions of Concurrent Error Detection in the hardware IBC architecture are described. Beside the descriptions of the main achievements, future development and next steps towards final hardware implementation are also considered.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. INDECT Project, http://www.indect-project.eu

  2. Niemiec, M., Machowski, Ł., Święty, M., Dudek, J., Romański, Ł., Stoianov, N.: D8.3 Specification of new constructed block cipher and evaluation of its vulnerability to errors. INDECT Project Deliverable (2010)

    Google Scholar 

  3. Dudek, J., Machowski, Ł., Romański, Ł., Święty, M.: Software Implementation of New Symmetric Block Cipher. In: Dziech, A., Czyżewski, A. (eds.) MCSS 2011. CCIS, vol. 149, pp. 216–224. Springer, Heidelberg (2011)

    Chapter  Google Scholar 

  4. De, K., Natarajan, C., Nair, D., Banerjee, P.: RSYN: A System for Automated Synthesis of Reliable Multilevel Circuits. IEEE Trans. VLSI 2, 186–195 (1994)

    Article  Google Scholar 

  5. Fernandez-Gomez, S., Rodriguez-Andina, J.J., Mandado, E.: Concurrent Error Detection in Block Ciphers. In: Proc. IEEE Int. Test Conf., Atlantic City, NJ, pp. 979–984 (2000)

    Google Scholar 

  6. Xilinx webpage. Spartan-3A/3AN FPGA Starter Kit: Board User Guide, version 1.1 (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Niemiec, M., Dudek, J., Romański, Ł., Święty, M. (2012). Towards Hardware Implementation of INDECT Block Cipher. In: Dziech, A., Czyżewski, A. (eds) Multimedia Communications, Services and Security. MCSS 2012. Communications in Computer and Information Science, vol 287. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-30721-8_25

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-30721-8_25

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-30720-1

  • Online ISBN: 978-3-642-30721-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics