Analysis of Equal and Unequal Transition Time Effects on Power Dissipation in Coupled VLSI Interconnects

  • Devendra Kumar Sharma
  • Brajesh Kumar Kaushik
  • Richa K. Sharma
Conference paper
Part of the Advances in Intelligent and Soft Computing book series (AINSC, volume 166)

Abstract

Packing more circuits on chip is achieved through aggressive device scaling and/or increase in chip size. This results in complex geometry of interconnect wires on-chip. High density chips have introduced problems like interconnect noise and power dissipation. The CMOS technology is best known for making ICs owing to its low power static dissipation and ease of integration when compared to BJT technology. As the CMOS technology moved below sub micron levels, the power consumption per unit chip area has increased manifolds. Low power consumption leads longer battery life and lesser heat generation in the circuit. The overall performance of a chip is largely dependent on interconnects. This paper addresses the impact of equal and unequal transition time of inputs on power consumption in coupled interconnects. To demonstrate the effects, a model of two distributed RLC lines coupled inductively and capacitively is considered. Each interconnect line is 4 mm long and terminated by capacitive load of 30 fF. The power dissipation is measured for dynamically switching inputs.

Keywords

Equal/ Unequal rise time Power dissipation Dynamic switching 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Bakoglu, H.B.: Circuits, Interconnections and Packaging for VLSI, pp. 81–133. Addison-Wesley (1990)Google Scholar
  2. 2.
    Rabaey, J.M.: Digital Integrated Circuits: A Design Perspective. Prentice-Hall, Englewood Cliffs (1996)Google Scholar
  3. 3.
    Semiconductors Industry Association: International Technology Roadmap for Semiconductors, http://public.itrs.net
  4. 4.
    Ismail, Y.I., Friedman, E.G.: Figures of Merit to Characterize the Importance of On-Chip Inductance. IEEE Trans. on VLSI Systems 7(4), 442–449 (1999)CrossRefGoogle Scholar
  5. 5.
    Ismail, Y.I.: On-chip Inductance Cons and Pros. IEEE Trans. on Very Large Scale Integration Systems 10(6), 685–694 (2002)CrossRefGoogle Scholar
  6. 6.
    Kaushik, B.K., Sarkar, S., Agarwal, R.P., Joshi, R.C.: Crosstalk Analysis and Repeater Insertion in Crosstalk Aware Coupled VLSI Interconnects. Microelectronics International 23(3), 55–63 (2006)CrossRefGoogle Scholar
  7. 7.
    Elgamel, M.A., Bayoumi, M.A.: Interconnect Noise Analysis and Optimization in Deep Submicron Technology. IEEE Circuits and Systems Magazine, Fourth quarter, 6–17 (2003)Google Scholar
  8. 8.
    Roy, A., Xu, J., Chowdhury, M.H.: Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns. IEEE Trans. on VLSI Systems 18(2) (2010)Google Scholar
  9. 9.
    Chowdhury, M.H., Ismail, Y.I., Kashyap, C.V., Krauter, B.L.: Performance Analysis of Deep Submicron VLSI Circuits in the Presence of Self and Mutual Inductance. In: Proc. IEEE Int. Symp. Cir. and Syst., vol. 4, pp. 197–200 (2002)Google Scholar
  10. 10.
    Kahng, A.B., Muddu, S., Vidhani, D.: Noise and Delay Uncertainty Studies for Coupled RC Interconnects. In: Proc. IEEE Intl. Conf. on VLSI Design, pp. 431–436 (2004)Google Scholar
  11. 11.
    Sharma, D.K., Kaushik, B.K., Sharma, R.K.: Effect of Mutual Inductance and Coupling Capacitance on Propagation Delay and Peak Overshoot in Dynamically Switching Inputs. In: Proc. IEEE Intl. Conf. on Emerging Trend in Engineering and Technology, pp. 765–769 (2010)Google Scholar
  12. 12.
    Ndubuisi, E.: Power Dissipation and Interconnect Noise Challenges in Nanometer CMOS Technologies. IEEE Potentials, 26–31 (2010)Google Scholar
  13. 13.
    Shin, Y., Kim, H.O.: Analysis of Power Consumption in VLSI Global Interconnects. In: IEEE International Symp. on Circuits and Systems, vol. 5, pp. 4713–4716 (2005)Google Scholar
  14. 14.
    Kaushik, B.K., Sarkar, S., Agarwal, R.P.: Terminating Load Dependent Width Optimization of Global Inductive VLSI Interconnects. In: IEEE International Conf. on Emerging Technologies, pp. 301–305 (2005)Google Scholar
  15. 15.
    Gargi, K., Chandel, R., Chandel, A.K., Sarkar, S.: Analysis of Non-ideal Effects in Coupled VLSI Interconnects with Active and Passive Load Variations. Microelectronics International 26(1), 3–9 (2009)CrossRefGoogle Scholar
  16. 16.
    Shin, Y., Sakurai, T.: Power Distribution Analysis of VLSI Interconnects using Model Order Reduction. IEEE Trans. on Computer-Aided Design 21(6), 739–745 (2002)CrossRefGoogle Scholar
  17. 17.
    Delorme, N., Belleville, M., Chilo, J.: Inductance and Capacitance Analytic Formulas for VLSI Interconnects. Electron Lett. 32(11), 996–997 (1996)CrossRefGoogle Scholar
  18. 18.
    Lu, Y., Banerjee, K., Celik, M., Dutton, R.W.: A Fast Analytical Technique for Estimating the Bounds of On-Chip Clock Wire Inductance. In: Proc. IEEE Custom Integrated Circuits Conf., pp. 241–244 (2001)Google Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  • Devendra Kumar Sharma
    • 1
  • Brajesh Kumar Kaushik
    • 2
  • Richa K. Sharma
    • 3
  1. 1.Department of ECEMeerut Institute of Engineering and TechnologyMeerutIndia
  2. 2.Dept. of Electronics and Computer EnggIndian Institute of TechnologyRoorkeeIndia
  3. 3.Department of ECENational Institute of TechnologyKurukshetraIndia

Personalised recommendations