A New Fault Tolerant Routing Algorithm for Advance Irregular Alpha Multistage Interconnection Network

  • Ved Prakash Bhardwaj
  • Nitin
Part of the Advances in Intelligent Systems and Computing book series (volume 167)


Parallel processing system (PPS) provides high communication speed and utilization of resources to the information processing system. In order to attain an effective PPS, Multistage Interconnection Network (MIN) is used. Designing a fault tolerant and cost effective MIN is a major key issue. This paper presents a new fault tolerant irregular MIN named as Advance Irregular Alpha Multistage Interconnection Network (AIAMIN). The proposed MIN is the advance form of modified alpha network (ALN). It has been analyzed that the proposed AIAMIN yields better fault tolerance by providing more alternate path between any pair of source and destination address, as compare to the existing modified ALN.


Alternate Path Disjoint Path Stable Match Source Address Destination Address 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Bataineh, S.M., Allosl, B.Y.: Fault-Tolerant Multistage Interconnection Network. Telecommunication Systems 17(4), 455–472 (2001)zbMATHCrossRefGoogle Scholar
  2. 2.
    Cheema, K.K., Aggarwal, R.: Design Scheme and Performance Evaluation of a new Fault-tolerant Multistage Interconnection Network. International Journal of Computer Science and Network Security 9(9) (September 2009)Google Scholar
  3. 3.
    Mun, Y.: Performance Analysis of Banyan-Type Multistage Interconnection Network Under Non Uniform Traffic Pattern. The Journal of Supercomputing 33, 33–52 (2005)Google Scholar
  4. 4.
    Chen, C.-W.: Design schemes of dynamic rerouting networks with destination tag routing for tolerating faults and preventing collisions. J. Supercomput. 38, 307–326 (2006)CrossRefGoogle Scholar
  5. 5.
    Chen, C.-W., Chung, C.-P.: Designing A Disjoint Path Interconnection Network with Fault Tolerance and Collision Solving. The Journal of Supercomputing 34, 63–80 (2005)CrossRefGoogle Scholar
  6. 6.
    Dou, W.-Q., Yao, E.-Y.: On 1-rate and 2-rate multicast 3-stage Clos networks, Appl. Math. J. Chinese Univ. 24(2), 151–156 (2009)MathSciNetzbMATHCrossRefGoogle Scholar
  7. 7.
    Hao, D., Shen, X.: Rearrangeability of 7-stage 16×16 shuffle exchange networks. Front. Electr. Electron. Eng. China 3(4), 440–458 (2008)CrossRefGoogle Scholar
  8. 8.
    Mahajan, R., Vig, R.: Performance and Reliability Analysis of New Fault Tolerant Advance Omega Network. WSEAS Transactions on Computers 7(8) (August 2008) ISSN: 1109-2750Google Scholar
  9. 9.
    Gupta, A., Bansal, P.K.: Proposed Fault Tolerant New Irregular Augmented Shuffle Network. Malaysian Journal of Computer Science 24(1) (2011)Google Scholar
  10. 10.
    Garofalakis, J., Stergiou, E.: An Approximate Analytical Performance Model for Multistage Interconnection Networks with Backpressure Blocking Mechanism. Journal of Communication 5(3) (March 2010)Google Scholar
  11. 11.
    Bataineh, S., Qanzu’A, G.E.: Reliable Omega Interconnected Network for Large-Scale Multiprocessor Systems. The Computer Journal 46(5) (2003)Google Scholar
  12. 12.
    Veselovsky, G.: An Approach for Exploring Combinatorial Properties of R-path Omega Interconnection Networks. AU J.T. 13(3), 143–150 (2010)Google Scholar
  13. 13.
    Rastogi, R., Nitin, Chauhan, D.S., Govil, M.C.: On Stability Problems of Omega and 3-Disjoint Paths Omega Multi-stage Interconnection Networks. International Journal of Computer Science Issues 8(4(2)) (July 2011)Google Scholar
  14. 14.
    Tutsch, D., Hommel, G.: MLMIN: A multicore processor and parallel computer network topology for multicast. Computers & Operations Research 353807-3821 (2008)Google Scholar
  15. 15.
    ALqerem, A.H.: Congestion Control By Using A Buffered Omega Network. In: International Conference on Applied Computing (2005)Google Scholar
  16. 16.
    Ghai, M.: A Routing Scheme for a New Irregular Baseline Multistage Interconnection Network. International Journal of Advanced Computer Science and Applications 2(5) (2011)Google Scholar
  17. 17.
    Nitin, Subramanian, A.: Efficient Algorithms to Solve Dynamic MINs Stability Problems using Stable Matching with Complete TIES. Journal of Discrete Algorithms 6(3), 353–380 (2008)MathSciNetzbMATHCrossRefGoogle Scholar
  18. 18.
    Sharma, S., Bansal, P.K., Kahlon, K.S.: On a Class of Multistage Interconnection Network in parallel processing. International Journal of Computer Science and Network Security 8(5) (2008)Google Scholar
  19. 19.
    Sharma, S., Kahlon, K.S., Bansal, P.K.: Reliability and Path length Analysis of Irregular Fault tolerant Multistage Interconnection Network. ACM SIGARCH Computer Architecture News 37(5) (2009)Google Scholar
  20. 20.
    Nitin: Component Level Reliability analysis of Fault–tolerant Hybrid MINs. WSEAS Transactions on Computers 5(9), 1851–1859 (2006) ISSN 1109–2750Google Scholar
  21. 21.
    Rastogi, R., Nitin, Chauhan, D.S.: 3–Disjoint Paths Fault–tolerant Omega Multi–stage Interconnection Network with Reachable Sets and Coloring Scheme. In: Proceedings of the 13th IEEE International conference on Computer Modeling and Simulation (IEEE UK-Sim), UK (2011)Google Scholar
  22. 22.
    Rastogi, R., Nitin: Fast Interconnections: A case tool for Developing Fault–tolerant Multi–stage Interconnection Networks. International Journal of Advancements in Computing Technology 2(5), 13–24 (2010)CrossRefGoogle Scholar
  23. 23.
    Ghai, M., Chopra, V., Cheema, K.K.: Performance Analysis of Fault-Tolerant Irregular Baseline Multistage Interconnection Network. International Journal on Computer Science and Engineering 02(09), 3079–3084 (2010)Google Scholar
  24. 24.
    Fan, C.C., Bruck, J.: Tolerating Multiple Faults in Multistage Interconnection Networks with Minimal Extra Stages. IEEE Transactions on Computers 49(9) (September 2000)Google Scholar
  25. 25.
    Gupta, A., Bansal, P.K.: Fault Tolerant Irregular Modified Alpha Network and Evaluation of Performance Parameters. International Journal of Computer Applications (0975–8887) 4(1) (July 2010)Google Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  1. 1.Jaypee University of Information TechnologySolanIndia

Personalised recommendations