Automatic Verification of Real-Time Systems with Rich Data: An Overview

  • Ernst-Rüdiger Olderog
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7287)


We present an overview of the results of the project “Beyond Timed Automata” of the Collaborative Research Center AVACS (Automatic Verification and Analysis of Complex Systems) during the period 2008–2011, which advances the automatic verification of high-level specifications of systems exhibiting the three dimensions of process behavior, complex infinite data, and continuous real-time—beyond the capabilities of Timed Automata.


Communicate Sequential Process Time Automaton State Space Explosion Time Automaton Subsequence Invariant 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Arbab, F., Baier, C., de Boer, F.S., Rutten, J.J.M.M.: Models and temporal logical specifications for timed component connectors. Soft. and Syst. Modeling 6(1), 59–82 (2007)CrossRefGoogle Scholar
  2. 2.
    Bouajjani, A., Echahed, R., Robbana, R.: On the Automatic Verification of Systems with Continuous Variables and Unbounded Discrete Data Structures. In: Antsaklis, P.J., Kohn, W., Nerode, A., Sastry, S.S. (eds.) HS 1994. LNCS, vol. 999, pp. 64–85. Springer, Heidelberg (1995)CrossRefGoogle Scholar
  3. 3.
    Bradley, A.R., Manna, Z., Sipma, H.B.: What’s Decidable About Arrays? In: Emerson, E.A., Namjoshi, K.S. (eds.) VMCAI 2006. LNCS, vol. 3855, pp. 427–442. Springer, Heidelberg (2005)CrossRefGoogle Scholar
  4. 4.
    Brückner, I.: Slicing Concurrent Real-Time System Specifications for Verification. In: Davies, J., Gibbons, J. (eds.) IFM 2007. LNCS, vol. 4591, pp. 54–74. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  5. 5.
    Brückner, I.: Slicing Integrated Formal Specifications for Verification. PhD thesis, Report Nr. 2/08, University of Oldenburg (March 2008)Google Scholar
  6. 6.
    Brückner, I., Dräger, K., Finkbeiner, B., Wehrheim, H.: Slicing abstractions. Fundamenta Informaticae 89(4), 369–392 (2008)MathSciNetzbMATHGoogle Scholar
  7. 7.
    Chatterjee, K., Doyen, L., Henzinger, T.A.: Quantitative languages. ACM Trans. Comput. Log. 11(4), Article 23, 38 (2010)MathSciNetCrossRefGoogle Scholar
  8. 8.
    Dang, Z.: Pushdown timed automata: a binary reachability characterization and safety verification. Theor. Comput. Sci. 302(1-3), 93–121 (2003)MathSciNetzbMATHCrossRefGoogle Scholar
  9. 9.
    Dong, J.S., Hao, P., Qin, S., Sun, J., Yi, W.: Timed automata patterns. IEEE Trans. Software Eng. 34(6), 844–859 (2008)CrossRefGoogle Scholar
  10. 10.
    Dräger, K., Finkbeiner, B.: Subsequence Invariants. In: van Breugel, F., Chechik, M. (eds.) CONCUR 2008. LNCS, vol. 5201, pp. 172–186. Springer, Heidelberg (2008)CrossRefGoogle Scholar
  11. 11.
    Dräger, K., Kupriyanov, A., Finkbeiner, B., Wehrheim, H.: SLAB: A Certifying Model Checker for Infinite-State Concurrent Systems. In: Esparza, J., Majumdar, R. (eds.) TACAS 2010. LNCS, vol. 6015, pp. 271–274. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  12. 12.
    Faber, J.: Verification Architectures: Compositional Reasoning for Real-Time Systems. In: Méry, D., Merz, S. (eds.) IFM 2010. LNCS, vol. 6396, pp. 136–151. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  13. 13.
    Faber, J.: Verification Architecture for Complex Real-Time Systems. PhD thesis, Report Nr. 03/11, University of Oldenburg (August 2011)Google Scholar
  14. 14.
    Faber, J., Ihlemann, C., Jacobs, S., Sofronie-Stokkermans, V.: Automatic Verification of Parametric Specifications with Complex Topologies. In: Méry, D., Merz, S. (eds.) IFM 2010. LNCS, vol. 6396, pp. 152–167. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  15. 15.
    Faber, J., Linker, S., Olderog, E.-R., Quesel, J.-D.: Syspect - modelling, specifying, and verifying real-time systems with rich data. International Journal of Software and Informatics 5(1-2), 117–137 (2011)Google Scholar
  16. 16.
    Fränzle, M., Hansen, M.R.: Deciding an Interval Logic with Accumulated Durations. In: Grumberg, O., Huth, M. (eds.) TACAS 2007. LNCS, vol. 4424, pp. 201–215. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  17. 17.
    Giese, H., Tichy, M., Burmester, S., Schäfer, W., Flake, S.: Towards the compositional verification of real-time UML designs. In: ESEC/FSE-11, pp. 38–47. ACM (2003)Google Scholar
  18. 18.
    Havelund, K., Skou, A., Larsen, K.G., Lund, K.: Formal modeling and analysis of an audio/video protocol: an industrial case study using UPPAAL. In: IEEE Real-Time Systems Symposium (RTSS), pp. 1–13. IEEE Computer Society (1997)Google Scholar
  19. 19.
    Heizmann, M., Hoenicke, J., Podelski, A.: Refinement of Trace Abstraction. In: Palsberg, J., Su, Z. (eds.) SAS 2009. LNCS, vol. 5673, pp. 69–85. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  20. 20.
    Heizmann, M., Hoenicke, J., Podelski, A.: Nested interpolants. In: Hermenegildo, M.V., Palsberg, J. (eds.) Principles of Programming Languages (POPL), pp. 471–482. Association for Computing Machinery. ACM (2010)Google Scholar
  21. 21.
    Hoenicke, J.: Combination of Processes, Data, and Time. PhD thesis, Report Nr. 9/2006, University of Oldenburg (July 2006)Google Scholar
  22. 22.
    Hoenicke, J., Meyer, R., Olderog, E.-R.: Kleene, Rabin, and Scott Are Available. In: Gastin, P., Laroussinie, F. (eds.) CONCUR 2010. LNCS, vol. 6269, pp. 462–477. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  23. 23.
    Hoenicke, J., Olderog, E.-R.: CSP-OZ-DC: A combination of specification techniques for processes, data and time. Nordic J. of Comput. 9(4), 301–334 (2002)MathSciNetzbMATHGoogle Scholar
  24. 24.
    Ihlemann, C., Jacobs, S., Sofronie-Stokkermans, V.: On Local Reasoning in Verification. In: Ramakrishnan, C.R., Rehof, J. (eds.) TACAS 2008. LNCS, vol. 4963, pp. 265–281. Springer, Heidelberg (2008)CrossRefGoogle Scholar
  25. 25.
    Ihlemann, C., Sofronie-Stokkermans, V.: System Description: H-PILoT. In: Schmidt, R.A. (ed.) CADE-22. LNCS (LNAI), vol. 5663, pp. 131–139. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  26. 26.
    Ihlemann, C., Sofronie-Stokkermans, V.: On Hierarchical Reasoning in Combinations of Theories. In: Giesl, J., Hähnle, R. (eds.) IJCAR 2010. LNCS (LNAI), vol. 6173, pp. 30–45. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  27. 27.
    Janssen, W.: Layered Design of Parallel Systems. PhD thesis, Univ. Twente (1994)Google Scholar
  28. 28.
    Knudsen, J., Ravn, A.P., Skou, A.: Design Verification Patterns. In: Jones, C.B., Liu, Z., Woodcock, J. (eds.) Formal Methods and Hybrid Real-Time Systems. LNCS, vol. 4700, pp. 399–413. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  29. 29.
    Lanotte, R., Maggiolo-Schettini, A., Troina, A.: Reachability results for timed automata with unbounded data structures. Acta Informatica 47, 279–311 (2010)MathSciNetzbMATHCrossRefGoogle Scholar
  30. 30.
    McPeak, S., Necula, G.C.: Data Structure Specifications via Local Equality Axioms. In: Etessami, K., Rajamani, S.K. (eds.) CAV 2005. LNCS, vol. 3576, pp. 476–490. Springer, Heidelberg (2005)CrossRefGoogle Scholar
  31. 31.
    Meyer, R., Faber, J., Hoenicke, J., Rybalchenko, A.: Model checking duration calculus: A practical approach. Formal Aspects of Comput. 20(4-5), 481–505 (2008)zbMATHCrossRefGoogle Scholar
  32. 32.
    Olderog, E.-R.: Automatic verification of combined specifications. In: Pu, G., Stolz, V. (eds.) Proc. of the 1st Internat. Workshop on Harnessing Theories for Tool Support in Software, Macau. ENTCS, vol. 207, pp. 3–16 (2008)Google Scholar
  33. 33.
    Olderog, E.-R., Swaminathan, M.: Layered Composition for Timed Automata. In: Chatterjee, K., Henzinger, T.A. (eds.) FORMATS 2010. LNCS, vol. 6246, pp. 228–242. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  34. 34.
    Ölveczky, P.C., Thorvaldsen, S.: Formal modeling, performance estimation, and model checking of wireless sensor network algorithms in Real-Time Maude. Theor. Comput. Sci. 410, 254–280 (2009)zbMATHCrossRefGoogle Scholar
  35. 35.
    Podelski, A., Rybalchenko, A.: ARMC: The Logical Choice for Software Model Checking with Abstraction Refinement. In: Hanus, M. (ed.) PADL 2007. LNCS, vol. 4354, pp. 245–259. Springer, Heidelberg (2006)CrossRefGoogle Scholar
  36. 36.
    Stöcker, J., Lang, F., Garavel, H.: Parallel Processes with Real-Time and Data: The ATLANTIF Intermediate Format. In: Leuschel, M., Wehrheim, H. (eds.) IFM 2009. LNCS, vol. 5423, pp. 88–102. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  37. 37.
    Taibi, T. (ed.): Design patterns formalization techniques. IGI Publishing (2007)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Ernst-Rüdiger Olderog
    • 1
  1. 1.Department of Computing ScienceUniversity of OldenburgGermany

Personalised recommendations