Abstract
Partial reconfiguration (PR) has enabled the adoption of FPGAs in state of the art adaptive applications. Current PR tools require the designer to perform manual floorplanning, which requires knowledge of the physical architecture of FPGAs and an understanding of how to floorplan for optimal performance and area. This has lead to PR remaining a specialist skill and made it less attractive to high level system designers. In this paper we introduce a technique which can be incorporated into the existing tool flow that overcomes the need for manual floorplanning for PR designs. It takes into account overheads generated due to PR as well as the architecture of the latest FPGAs. This results in a floorplan that is efficient for PR systems, where reconfiguration time and area should be minimised.
This is a preview of subscription content, access via your institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Adya, S., Markov, I.: Fixed-outline floorplanning through better local search. In: Proceedings of ACM/IEEE International Conference on Computer Design (2001)
Banerjee, P., Sangtani, M., Sur-Kolay, S.: Floorplanning for partially reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30(1), 8–17 (2011)
Feng, Y., Mehta, D.: Heterogeneous floorplanning for FPGAs. In: Proceedings of International Conference on VLSI Design (2006)
Montone, A., Santambrogio, M., Sciuto, D., Memik, S.: Placement and floorplanning in dynamically reconfigurable FPGAs. ACM Transactions on Reconfigurable Technology and Systems 3(4), 24:11–24:34 (2010)
Singhal, L., Bozorgzadeh, E.: Multi-layer floorplanning for reconfigurable designs. IET Computers & Digital Techniques 1(4), 276–294 (2007)
Vipin, K., Fahmy, S.: Efficient region allocation for adaptive partial reconfiguration. In: Proceedings of the International Conference on Field Programmable Technology, FPT (2011)
Vipin, K., Fahmy, S.: Enabling high level design of adaptive systems with partial reconfiguration. In: Proceedings of the International Conference on Field Programmable Technology, FPT (2011)
Xilinx Inc.: UG191: Virtex-5 FPGA Configuration User Guide (2010)
Yuan, J., Dong, S., Hong, X., Wu, Y.: LFF algorithm for heterogeneous FPGA floorplanning. In: Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC (2005)
Yuh, P., Yang, C., Chang, Y.: Temporal floorplanning using the T-tree formulation. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, ICCAD (2004)
Yuh, P., Yang, C., Chang, Y., Chen, H.: Temporal floorplanning using 3D-subTCG. In: Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC (2004)
Zhan, Y., Feng, Y., Sapatnekar, S.: A fixed-die floorplanning algorithm using an analytical approach. In: Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Vipin, K., Fahmy, S.A. (2012). Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2012. Lecture Notes in Computer Science, vol 7199. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28365-9_2
Download citation
DOI: https://doi.org/10.1007/978-3-642-28365-9_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28364-2
Online ISBN: 978-3-642-28365-9
eBook Packages: Computer ScienceComputer Science (R0)