Skip to main content

Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration

  • Conference paper

Part of the Lecture Notes in Computer Science book series (LNTCS,volume 7199)

Abstract

Partial reconfiguration (PR) has enabled the adoption of FPGAs in state of the art adaptive applications. Current PR tools require the designer to perform manual floorplanning, which requires knowledge of the physical architecture of FPGAs and an understanding of how to floorplan for optimal performance and area. This has lead to PR remaining a specialist skill and made it less attractive to high level system designers. In this paper we introduce a technique which can be incorporated into the existing tool flow that overcomes the need for manual floorplanning for PR designs. It takes into account overheads generated due to PR as well as the architecture of the latest FPGAs. This results in a floorplan that is efficient for PR systems, where reconfiguration time and area should be minimised.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Adya, S., Markov, I.: Fixed-outline floorplanning through better local search. In: Proceedings of ACM/IEEE International Conference on Computer Design (2001)

    Google Scholar 

  2. Banerjee, P., Sangtani, M., Sur-Kolay, S.: Floorplanning for partially reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30(1), 8–17 (2011)

    Article  Google Scholar 

  3. Feng, Y., Mehta, D.: Heterogeneous floorplanning for FPGAs. In: Proceedings of International Conference on VLSI Design (2006)

    Google Scholar 

  4. Montone, A., Santambrogio, M., Sciuto, D., Memik, S.: Placement and floorplanning in dynamically reconfigurable FPGAs. ACM Transactions on Reconfigurable Technology and Systems 3(4), 24:11–24:34 (2010)

    Google Scholar 

  5. Singhal, L., Bozorgzadeh, E.: Multi-layer floorplanning for reconfigurable designs. IET Computers & Digital Techniques 1(4), 276–294 (2007)

    Article  Google Scholar 

  6. Vipin, K., Fahmy, S.: Efficient region allocation for adaptive partial reconfiguration. In: Proceedings of the International Conference on Field Programmable Technology, FPT (2011)

    Google Scholar 

  7. Vipin, K., Fahmy, S.: Enabling high level design of adaptive systems with partial reconfiguration. In: Proceedings of the International Conference on Field Programmable Technology, FPT (2011)

    Google Scholar 

  8. Xilinx Inc.: UG191: Virtex-5 FPGA Configuration User Guide (2010)

    Google Scholar 

  9. Yuan, J., Dong, S., Hong, X., Wu, Y.: LFF algorithm for heterogeneous FPGA floorplanning. In: Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC (2005)

    Google Scholar 

  10. Yuh, P., Yang, C., Chang, Y.: Temporal floorplanning using the T-tree formulation. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, ICCAD (2004)

    Google Scholar 

  11. Yuh, P., Yang, C., Chang, Y., Chen, H.: Temporal floorplanning using 3D-subTCG. In: Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC (2004)

    Google Scholar 

  12. Zhan, Y., Feng, Y., Sapatnekar, S.: A fixed-die floorplanning algorithm using an analytical approach. In: Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Vipin, K., Fahmy, S.A. (2012). Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2012. Lecture Notes in Computer Science, vol 7199. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28365-9_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-28365-9_2

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-28364-2

  • Online ISBN: 978-3-642-28365-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics