Advertisement

Null Convention Logic Circuits Using Balanced Ternary on SOI

  • Sameh Andrawes
  • Paul Beckett
Part of the Advances in Intelligent and Soft Computing book series (AINSC, volume 145)

Abstract

We propose and analyze novel Ternary logic circuits targeting an asynchronous Null Convention Logic (NCL) pipeline where the Null value (i.e. Data not valid) is used to make the pipeline self-synchronizing and delay insensitive. A balanced Ternary logic system is used, in which the logic set {High Data, Null, Low Data} maps to voltage levels {+VDD, 0V, -VDD}. Low power circuits such as Ternary to Binary converter, DATA/NULL Detector and Ternary Register are described based a 45nm SOI process technology that offers multiple simultaneous transistor thresholds.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    International Technology Roadmap for Semiconductors (2009), http://www.itrs.net/Links/2009ITRS/Home2009.htm
  2. 2.
    Calhoun, B.H., et al.: Design Methodology for Fine-Grained Leakage Control in MTCMOS. In: International Symposium on Low Power Electronics and Design, Seoul, Korea, pp. 104–109 (2003)Google Scholar
  3. 3.
    Fant, K.M., Brandt, S.A.: Null Convention Logic System (1994)Google Scholar
  4. 4.
    Dugganapally, I.P., et al.: Design and Implementation of FPGA Configuration Logic Block Using Asynchronous Static NCL. In: IEEE Region 5 Conference, pp. 1–6 (2008)Google Scholar
  5. 5.
    Kakarla, S., Al-Assadi, W.K.: Testing of Asynchronous NULL Conventional Logic (NCL) Circuits. In: IEEE Region 5 Conference, pp. 1–6 (2008)Google Scholar
  6. 6.
    Smith, S.C.: Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15, 672–683 (2007)CrossRefGoogle Scholar
  7. 7.
    Zahrani, A.A., et al.: Glitch-free Design for Multi-threshold CMOS NCL Circuits. Presented at the Proceedings of the 19th ACM Great Lakes symposium on VLSI, Boston, MA (2009)Google Scholar
  8. 8.
    Joshi, M.V., et al.: NCL Implementation of Dual-Rail 2S Complement 8x8 Booth Multiplier using Static and Semi-Static Primitives. In: IEEE Region 5 Technical Conference, pp. 59–64 (2007)Google Scholar
  9. 9.
    Smith, S.C.: Speedup of self-timed digital systems using Early Completion. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, pp. 98–104 (2002)Google Scholar
  10. 10.
    Bailey, A., et al.: Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power. Low Power Electronics 4/3, 337–348 (2008)Google Scholar
  11. 11.
    International Technology Roadmap for Semiconductors: Focus C Tables, Process Integration, Devices, & Structures, PIDS (2009), http://www.itrs.net/links/2009ITRS/Home2009.htm
  12. 12.
    Beckett, P.: Towards a balanced ternary FPGA. In: International Conference on Field-Programmable Technology, FPT 2009, pp. 46–53 (2009)Google Scholar
  13. 13.
    Kang, S.-M., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill (1996)Google Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  1. 1.RMIT UniversityMelbourneAustralia

Personalised recommendations