Abstract
In this paper, we propose a novel system-level power modeling methodology that allows for very fast joint power-performance evaluation at specification phase. This methodology adopts approximately-timed task-accurate performance models and augments them with power-state-based power models to enable efficient simulation. A flexible method is also proposed to model complex dynamic power management policies so that their effects can be evaluated. We validate the accuracy of our methodology by comparing simulation results with measurements on a real mobile phone platform. Experimental results show that the simulated power profile matches very well with the measurements and it only takes about 100 ms to simulate a 20 ms GSM paging burst use case.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Paleologo, G.A., Benini, L., Bogliolo, A., De Micheli, G.: Policy Optimization for Dynamic Power Management. In: DAC, pp. 182–187 (1998)
Benini, L., Bogliolo, A., De Micheli, G.: A Survey of Design Techniques for System-Level Dynamic Power Management. IEEE Transactions on VLSI Systems 8, 299–316 (2000)
Benini, L., Hodgson, R., Siegel, P.: System-Level Power Estimation and Optimization. In: ISLPED, pp. 173–178 (1998)
Yardi, S., Channakeshava, K., Hsiao, M.S., Martin, T.L., Ha, D.S.: A Formal Framework for Modeling and Analysis of System-Level Dynamic Power Management. In: ICCD, pp. 119–126 (2005)
Lebreton, H., Vivet, P.: Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture. In: Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, pp. 463–466 (2008)
Lidsky, D., Rabaey, J.M.: Early Power Exploration - A World Wide Web Application. In: DAC, pp. 27–32 (1996)
Bergamaschi, R.A., Jiang, Y.W.: State-Based Power Analysis for Systems-on-Chip. In: DAC, pp. 638–641 (2003)
Lee, I., Kim, H., Yang, P., Yoo, S., Chung, E.-Y., Choi, K.-M., Kong, J.-T., Eo, S.-K.: PowerViP: SoC Power Estimation Framework at Transaction Level. In: ASP-DAC, pp. 551–558 (2006)
Bansal, N., Lahiri, K., Raghunathan, A., Chakradhar, S.T.: Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models. In: VLSID, pp. 579–585 (2005)
Dhanwada, N., Lin, I.-C., Narayanan, V.: A Power Estimation Methodology for SystemC Transaction Level Models. In: CODES+ISSS, pp. 142–147 (2005)
Streubühr, M., Gladigau, J., Haubelt, C., Teich, J.: Efficient Approximately-Timed Performance Modeling for Architectural Exploration of MPSoCs. In: Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s, vol. 63, pp. 59–72 (2010)
Lee, E.A., Neuendorffer, S., Wirthlin, M.J.: Actor-Oriented Design of Embedded Hardware and Software Systems. Journal of Circuits Systems and Computers 12(3), 231–260 (2003)
Lee, E.A., Neuendorffer, S.: Actor-Oriented Models for Codesign: Balancing Re-Use and Performance. In: Formal Methods and Models for System Design, pp. 33–56 (2004)
Falk, J., Haubelt, C., Teich, J.: Efficient Representation and Simulation of Model-Based Designs in SystemC. In: Forum on Design Languages, pp. 129–134 (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Xu, Y. et al. (2012). A Very Fast and Quasi-accurate Power-State-Based System-Level Power Modeling Methodology. In: Herkersdorf, A., Römer, K., Brinkschulte, U. (eds) Architecture of Computing Systems – ARCS 2012. ARCS 2012. Lecture Notes in Computer Science, vol 7179. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28293-5_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-28293-5_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28292-8
Online ISBN: 978-3-642-28293-5
eBook Packages: Computer ScienceComputer Science (R0)