Typed Assembler for a RISC Crypto-Processor

  • Peter T. Breuer
  • Jonathan P. Bowen
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7159)


Our general purpose crypto-processor runs RISC machine code in an encrypted environment, reading encrypted inputs and generating encrypted outputs while maintaining data encrypted in memory. Its intended use is secure remote processing. However, program addresses are processed unencrypted, resulting in a mix of encrypted and unencrypted data in memory and registers at any time. An aspect of compiling for it is typing the assembler code to make sure that those instructions that expect encrypted data always get encrypted data at execution time, and those that expect unencrypted data get unencrypted data. A type inference system is specified here and transformed into an executable typing algorithm, such that a type-checked asembler program is guaranteed type-safe.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Breuer, P.T.: Encrypted data processing, patent pending, UK Patent Office GB1120531.7 (November 2011)Google Scholar
  2. 2.
    Buchty, R., Heintze, N., Oliva, D.: Cryptonite – A Programmable Crypto Processor Architecture for High-bandwidth Applications. In: Müller-Schloer, C., Ungerer, T., Bauer, B. (eds.) ARCS 2004. LNCS, vol. 2981, pp. 184–198. Springer, Heidelberg (2004)CrossRefGoogle Scholar
  3. 3.
    Cousot, P., Cousot, R.: Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints. In: Proc. 4th ACM Symposium on the Principles of Programming Languages, pp. 238–252. ACM (1977)Google Scholar
  4. 4.
    Hennessy, J.L.: VLSI processor architecture. IEEE Trans. on Computers 33(C), 1221–1246 (1984)CrossRefGoogle Scholar
  5. 5.
    Oliva, D., Buchty, R., Heintze, N.: AES and the cryptonite crypto processor. In: Proc. CASES 2003: International Conference on Compilers, Architecture and Synthesis for Embedded Systems. ACM (2003)Google Scholar
  6. 6.
    Patterson, D.A.: Reduced instruction set computers. Communications of the ACM 28(1), 8–21 (1985)CrossRefGoogle Scholar
  7. 7.
    Sun, M.C., Su, C.P., Huang, C.T., Wu, C.W.: Design of a scalable RSA and ECC crypto-processor. In: Proc. ASP-DAC 2003: Asia and South Pacific Design Automation Conference. ACM (2003)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Peter T. Breuer
    • 1
  • Jonathan P. Bowen
    • 2
    • 3
  1. 1.Department of Computer ScienceUniversity of BirminghamUK
  2. 2.Faculty of BusinessLondon South Bank UniversityUK
  3. 3.Museophile LimitedUK

Personalised recommendations