Skip to main content

Efficient Hardware Implementation of Secure Hash Algorithm (SHA-3) Finalist - Skein

  • Chapter
Frontiers in Computer Education

Part of the book series: Advances in Intelligent and Soft Computing ((AINSC,volume 133))

Abstract

Cryptographic hash functions are widely used in many information security applications like digital signatures, message authentication codes (MACs), and other forms of authentication. In response to recent advances in cryptanalysis of commonly used hash algorithms, NIST USA announced a publicly open competition for selection of new standard Secure Hash Algorithm called SHA-3. One important aspect of this competition is evaluation of hardware implementations of the candidates. Skein is one of the 5 candidates that have been promoted to final round of the competition. In this paper we present an efficient hardware implementation of Skein-256 algorithm and compare our results with other published hardware implementations of Skein. This work serves as performance investigation of hardware implementation of Skein on modern FPGAs.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Xiaoyun Wang, X.L., Feng, D., Yu, H.: Collisions for hash functions MD4, MD5, HAVAL-128 and RIPEMD. Cryptology ePrint Archive, Report 2004/199, pp. 1–4 (2004), http://eprint.iacr.org/2004/199

  2. Szydlo, M.: SHA-1 collisions can be found in 263 operations. CryptoBytes Technical Newsletter (2005)

    Google Scholar 

  3. Stevens, M.: Fast collision attack on MD5. ePrint-2006-104, pp. 1–13 (2006), http://eprint.iacr.org/2006/104.pdf

  4. Federal Register Notices, Vol. 72(212) (November 2, 2007), http://csrc.nist.gov/groups/ST/hash/documents/FR_Notice_Nov07.pdf

  5. National Institute of Standards and Technology (NIST): Cryptographic Hash Algorithm Competition, http://www.nist.gov/itl/csd/ct/

  6. Ferguson, N., Lucks, S., Schneier, B., Whiting, D., Bellare, M., Kohno, T., Callas, J., Walker, J.: The Skein Hash Function Family Version 1.3, pp. 1–100 (2010), http://www.skein-hash.info/sites/default/files/skein1.3.pdf

  7. Liskov, M., Rivest, R., Wagner, D.: Tweakable Block Ciphers. In: Yung, M. (ed.) CRYPTO 2002. LNCS, vol. 2442, pp. 31–46. Springer, Heidelberg (2002)

    Google Scholar 

  8. Long, M.: Implementing Skein Hash function on Xilinx Virtex-5 FPGA platform, pp. 1–15 (2009), http://www.skein-hash.info/sites/default/files/skein_fpga.pdf

  9. NIST Interagency Report 7764: Status Report on the Second Round of the SHA-3 Cryptographic Hash Algorithm Competition, pp. 1–38 (2011), http://csrc.nist.gov/groups/ST/hash/sha3/Round2/documents/Round2_Report_NISTIR_7764.pdf

  10. Namin, A.H., Hasan, M.A.: Hardware implementation of the compression function for selected SHA-3 candidates on FPGA. In: IEEE International Symposium on Parallel & Distributed Processing, Atlanta, GA, pp. 1–4 (2010)

    Google Scholar 

  11. Baldwin, B., Hanley, N., Hamilton, M., Lu, L., Byrne, A., Neill, M., Marnane, W.P.: FPGA Implementations of the Round Two SHA-3 Candidates. In: 2nd SHA-3 Candidate Conference, Santa Barbara, August 23-24, pp. 1–18 (2010)

    Google Scholar 

  12. Tillich, S.: Hardware implementation of the SHA-3 candidate skein. ePrint-2009-159, 1–7 (2009), http://www.eprint.iacr.org/2009/159.pdf

  13. Gaj, K., Homsirikamol, E., Rogawski, M.: Comprehensive Comparison of Hardware Performance of Fourteen Round 2 SHA-3 Candidates with 512-bit Outputs Using Field Programmable Gate Arrays. In: 2nd SHA-3 Candidate Conference, Santa Barbara, August 23-24, pp. 1–14 (2010)

    Google Scholar 

  14. Matsuo, S., Knezevic, M., Schaumont, P., Verbauwhede, I., Satoh, A., Sakiyama, K., Ota, K.: How Can We Conduct Fair and Consistent Hardware Evaluation for SHA-3 Candidate? In: 2nd SHA-3 Candidate Conference, Santa Barbara, August 1-15, pp. 23–24 (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kashif Latif .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag GmbH Berlin Heidelberg

About this chapter

Cite this chapter

Latif, K., Tariq, M., Aziz, A., Mahboob, A. (2012). Efficient Hardware Implementation of Secure Hash Algorithm (SHA-3) Finalist - Skein. In: Sambath, S., Zhu, E. (eds) Frontiers in Computer Education. Advances in Intelligent and Soft Computing, vol 133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-27552-4_122

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-27552-4_122

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-27551-7

  • Online ISBN: 978-3-642-27552-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics