Abstract
Because real-time systems are often time-critical applications and their failure can have fatal consequences, it is important to ensure their correct behaviour. There exist many approaches for verification of real-time systems. Some use graphical formalisms, other various kinds of logics, to describe the system being verified. While graphical description can be significantly easier to use, it disallows to utilise many powerful methods for analysis and verification. In this paper, we propose a new approach for verification of real-time systems described by the Modechart graphical formalism by transforming the computation of the system onto a set of restricted real-time logic (RRTL) formulae. Moreover, if the verified property is known in advance, we are able to reduce the number of resulting RRTL formulae.
This work was supported by the Czech Science Foundation (within projects P103/10/0306 and 102/09/H042), the Czech Ministry of Education (projects COST OC10009 and MSM 0021630528), and the FIT BUT project FIT-S-11-1.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Cheng, A.M.K.: Real-Time Systems: Scheduling, Analysis, and Verification. John Wiley & Sons, Inc., Chichester (2002)
Harel, D.: Statecharts: A visual formalism for complex systems. Sci. Comput. Program. 8(3), 231–274 (1987)
Jahanian, F., Lee, R., Mok, A.K.: Semantics of modechart in real time logic. In: Proceedings of the Twenty-First Annual Hawaii International Conference on Software Track, pp. 479–489. IEEE Computer Society Press, Los Alamitos, CA, USA (1988)
Jahanian, F., Mok, A.K.: Safety analysis of timing properties in real-time systems. IEEE Trans. Softw. Eng. 12(9), 890–904 (1986)
Jahanian, F., Mok, A.K.: Modechart: A specification language for real-time systems. IEEE Trans. Softw. Eng. 20(12), 933–947 (1994)
Jahanian, F., Mok, A.K.-L.: A graph-theoretic approach for timing analysis and its implementation. IEEE Trans. Comput. 36(8), 961–975 (1987)
Jahanian, F., Stuart, D.A.: A method for verifying properties of modechart specifications. In: Proceedings of the Real-Time Systems Symposium, pp. 12–21 (1988)
Puchol, C.: A solution to the generalized railroad crossing problem in esterel. Technical report, Austin, TX, USA (1995)
Puchol, C.: An operational semantics and a compiler for modechart specifications. Technical report (1996)
Stuart, D.A.: Implementing a verifier for real-time systems. In: Proc. of IEEE Real-Time Systems Symposium, pp. 62–71 (1990)
Stuart, D.A., Jahanian, F.: A formal method for verifying real-time properties of modechart specifications. In: In Proceedings of the 9th RTS Symposium (1994)
Yang, J., Mok, A.K., Stuart, D.: A new generation modechart verifier. In: Proc. of RTAS 1995, p. 116. IEEE Computer Society, Washington, DC, USA (1995)
Yang, J., Mok, A.K., Wang, F.: Symbolic model checking for event-driven real-time systems. ACM Trans. Program. Lang. Syst. 19(2), 386–412 (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Fiedor, J., Gach, M., Češka, M. (2012). A Novel Approach to Modechart Verification of Real-Time Systems. In: Moreno-Díaz, R., Pichler, F., Quesada-Arencibia, A. (eds) Computer Aided Systems Theory – EUROCAST 2011. EUROCAST 2011. Lecture Notes in Computer Science, vol 6927. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-27549-4_72
Download citation
DOI: https://doi.org/10.1007/978-3-642-27549-4_72
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-27548-7
Online ISBN: 978-3-642-27549-4
eBook Packages: Computer ScienceComputer Science (R0)