Advertisement

The Design of Radar Signal Processor Based on FPGA

  • Shunxin Li
  • Yanke Wang
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 143)

Abstract

High-speed, real-time and accuracy have always been the significant requirements of radar signal processing in its application area. Using FPGA can not only meet these needs, but also improve reliability of controlment, strengthen universality of module, reduce cycle and cost of the system development ,etc. This article has completed the design of a radar processor in which a FPGA is the core , primarily illustrating the principles of radar applications, filtering amplification of radar signal processing , A / D sampling, algorithm and FPGA realization of FFT, etc. The results show that: this design of radar processor has many advantages, such as a large dynamic range, high processing precision, strong processing ability, real-time, low-cost, etc. All its advantages greatly meet the design requirements and it is suitable for the application of high-speed signal processing.

Keywords

Radar FPGA Signal Process FFT 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Wang, Z.-D., Wang, Y.-F.: High speed FFT butterfly unit and addresses generator optimization. Computer Engineering and Applications 46(8), 64–66 (2010)Google Scholar
  2. 2.
    Nash, J.G.: A new class of high performance. In: FFTS/2007 IEEE International Conference on Acoustics, Speech and Signal Processing, Honolulu, vol. 12(3), pp. 21–23 (2007)Google Scholar
  3. 3.
    Sun, G.-L., Ji, Y.-X.: Design and Simulation Research on High Speed and High Precision FFT IP Core. Journal of System Simulation 22(8), 2018–2022 (2010)Google Scholar
  4. 4.
    Zhang, L., Li, S.-F.: Design and implementation of the FFT parallel processor based on ASIP. Journal of Xidian University 37(4), 630–635Google Scholar
  5. 5.
    Liu, H., Yang, L., Huang, J., et al.: Effective Algotithm of Parallel Twiddle Factor Generation for Programmable FFT Processing and Its Implemetation. Journal of Xidian University 36(3), 541–546 (2009)Google Scholar
  6. 6.
    Li, Z., Shuangfei, L.: A Research on an ASIP Processing Element Architecture Suitable for FPGA Implementation. In: IEEE International Conference on Computer Science and Software Engineering, vol. 3, pp. 441–445. IEEE, Wuhan (2008)Google Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  1. 1.Wuhan University of Science and TechnologyWuhanChina

Personalised recommendations