Optimization of H.264/AVC Video Coding Based on DSP Platform

  • Yanfei Shen
  • JinTao Li
  • Zhenming Zhu
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 128)


Compared with the previous standards, the coding efficiency and coding performance of H.264/AVC are improved at the cost of higher computational complexity. This additional complexity complicates very much the implementation and optimization tasks of embedded real-time H.264/AVC video encoder. This paper introduces the method to develop and optimize the H.264/AVC encoder on the DSP hardware platform. The emphasis is put on the parallel and pipeline implementation of DCT, IDCT, ZigZag, Quantization, Inverse Quantization and context adaptive variable length coding (CAVLC) modules of H.264/AVC. Compared with previous work, it is characterized that the degree of code parallelism is improved through the reasonable arrange of data stream and module division without any loss in coding performance. The simulated results indicate that this efficient implementation can improve the speed of encoder by 30%.


Video Code Register File Direct Memory Access Video Encoder Software Pipeline 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T Rec. H.264/ISO/IEC 14 496-10 AVC). In: Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, JVTG050 (2003)Google Scholar
  2. [2]
    Yang, Z., Gao, W., Liu, Y., Zhao, D.: Deeply pipeline solution to deblocking filter for H.264/AVC. IEEE Trans. Consumer Electronics 52(4), 1267–1274 (2006)CrossRefGoogle Scholar
  3. [3]
    Pescador, F., Maturana, G., Garrido, M.J., Juarez, E., Sanz, C.: An H.264 video decoder based on a latest generation DSP. IEEE Trans. Consumer Electronics 55(1), 205–212 (2009)CrossRefGoogle Scholar
  4. [4]
    Werda, I., Kossentini, F., Ayed, M.A.B., Masmoudi, N.: Analysis and Optimization of UB Video’s H.264 Baseline Encoder Implementation on Texas Instruments’ TMS320DM642 DSP. In: Proc. of IEEE ICIP, pp. 3277–3280 (October 2006)Google Scholar
  5. [5]
    Wang, H.-J., Huang, Y.-J., Li, H.: H.264/AVC Video Encoder Implementation Based on TI TMS320DM642. In: Proceedings of International Conference on Intelligent Information Hiding and Multimedia Signal Processing, pp. 503–506 (December 2006)Google Scholar
  6. [6]
    Wang, H., Kwong, S., Kok, C.-W.: Efficient Prediction Algorithm of Integer DCT Coefficients for H.264/AVC Optimization. IEEE Trans. Circuits Syst. Video Technol. 16(4), 547–552 (2006)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  • Yanfei Shen
    • 1
    • 2
  • JinTao Li
    • 1
  • Zhenming Zhu
    • 1
  1. 1.Institute of Computing TechnologyChinese Academy of SciencesBeijingChina
  2. 2.Graduate University of Chinese Academy of SciencesBeijingChina

Personalised recommendations