A Low-Swing Strategy in Multi-port Register File Design
In this paper, a novel low-swing strategy is proposed for multi-port register file’s design. This low-swing strategy aims at single-ended bit line structure, and the low voltage swing is achieved by sensing and feedback in this strategy without additional inner chip voltage and reference voltage. This method contains two parts: writing and reading strategy. In WRITE low-swing scheme, the self-sense amplifier memory cell or modified memory cell can be used to support low-swing WRITE. The low-swing WRITE operation can save about 30.1% power. In READ low-swing scheme, a sense amplifier is also introduced. By using low-swing READ strategy, the power dissipated in READ is reduced to 48.1%, and the proposed sense amplifier also gives about 174ps sensing delay improvement.
KeywordsThreshold Voltage Memory Cell Register File Read Operation Schmitt Trigger
Unable to display preview. Download preview PDF.
- Zyuban, V., Kogge, P.: The energy complexity of register files. In: Proceedings of the 1998 International Symposium on Low Power Electronics and Design (ISLPED), pp. 305–310 (1998)Google Scholar
- Tremblay, M., Joy, B., Shin, K.: A Three Dimensional Register File For Superscalar Processors. In: Proc. HICSS, pp. 191–201 (1995)Google Scholar
- Yang, H.-I., et al.: A Low-Power Low-Swing Single-Ended Multi-Port SRAM. In: International Symposium on VLSI Design, Automation and Test, April 25-27 (2007)Google Scholar