Advertisement

Design and Realization of CDR and SerDes Circuit Used in BLVDS Controlling System

  • Junyong Deng
  • Lin Jiang
  • Zecang Zeng
Chapter
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 127)

Abstract

CDR(Clock and Data Recovery) and SerDes (Serializer/Deserializer) circuit is a critical circuit in the receiver of serial-data transceiver systems, and its performance affects the entire system’s function directly. This paper presents an improved scheme of the traditional dual-loop clock and data recovery circuit, which is based on special oversampling and in this scheme, the CDR and SerDes can be accomplished simultaneously. The proposed circuit is applied in a prototype system of BLVDS controlling, which consists of 5 nodes, with the longest distance of 131 meters, and speed of up to 20MHz, and through 380 tests, the circuit can work reliably, with lock time less than 10− 6s, and error rate lower than 10− 9.

Keywords

BLVDS clock & data recovery SerDes special over-sampling prototype system 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Liu, J., Liu, G.: The Application of Bus Technology for Weapon System. Automation 21(5) (2002)Google Scholar
  2. 2.
    Yang, F., O’Neill, J.H., Inglis, D., Othmer, J.: A CMOS Low-Power Multiple 2.5-3.125Gb/s Serial Link Macrocell for High IO Bandwidth Network ICs. IEEE Journal of Solid-State Circuits 37(12) (December 2002)Google Scholar
  3. 3.
    Seong, C.-K., Lee, S.-W.: An 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution. In: International Symposium on Circuits and Systems, Kos, Greece, May 21-24 (2006)Google Scholar
  4. 4.
    Savoj, J., Razavi, B.: Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems. In: DAC 2001, Las Vegas, Nevada, USA, June 18-22 (2001)Google Scholar
  5. 5.
    Horowitz, M., Yang, C.K.K., Sidiropoulos, S.: High-speed electrical signaling: overview and limitations. IEEE Micro. 18(1), 12–24 (1998)CrossRefGoogle Scholar
  6. 6.
    Lee, K., Shin, Y., Kim, S., Jeong, D.K., Kim, G., Kim, B., Costa, D.V.: 1.04GBd low-EMI digital video interface system using small swing serial link technique. IEEE J. Solid-State Circuits 33(5), 816–823 (1998)CrossRefGoogle Scholar
  7. 7.
    Yang, C.K.K., Ramin, F.R., Horowitz, M.A.: A 0.5-mm CMOS 4.0-Gbit/s serial link transceiver with data recovery using over-sampling. IEEE J. Solid-State Circuits 33(5), 713–722 (1998)CrossRefGoogle Scholar
  8. 8.
    Gürsoy, Z.O., Leblebici, Y.: Design and Realization of a 2.4 Gbps-3.2Gbps Clock and Data Recovery Circuit Using Deep-Submicron Digital CMOS Technology. In: Proceedings of IEEE International (Systems-on-Chip) SOC Conference, September 17-20 (2003)Google Scholar
  9. 9.
    Deng, J., Lin, J., Zeng, Z.: Design of Multi-phase Clock Generation & Selection Circuit for CDR. In: 2009 World Congress on Computer Science and Information Engineering (CSIE 2009), Los Angeles, California USA, March 31-April 2 (2009)Google Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  • Junyong Deng
    • 1
    • 2
  • Lin Jiang
    • 1
  • Zecang Zeng
    • 1
  1. 1.School of Electronic EngineeringXi’an University of Posts & TelecommunicationsXi’anChina
  2. 2.School of MicroelectronicsXi Dian UniversityXi’anChina

Personalised recommendations