Semantics, Simulation, and Formal Analysis of Modeling Languages for Embedded Systems in Real-Time Maude

  • Peter Csaba Ölveczky
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7000)


This survey paper presents an overview of how Real-Time Maude has been used to provide a formal semantics and formal analysis capabilities to a wide range of modeling languages for embedded systems, namely, a behavioral subset of the avionics modeling standard AADL, a synchronous version of AADL, the discrete-event models of the powerful graphical modeling language Ptolemy II, two very different approaches to extend model transformations with time, and an imperative language for handset software.


Model Check Modeling Language Model Transformation Round Trip Time Formal Semantic 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    AlTurki, M., Dhurjati, D., Yu, D., Chander, A., Inamura, H.: Formal specification and analysis of timing properties in software systems. In: Chechik, M., Wirsing, M. (eds.) FASE 2009. LNCS, vol. 5503, pp. 262–277. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  2. 2.
    AlTurki, M., Meseguer, J.: Real-time rewriting semantics of Orc. In: Proc. PPDP’07, ACM Press, New York (2007)Google Scholar
  3. 3.
    Alur, R., Dill, D.L.: A theory of timed automata. tcs 126(2), 183–235 (1994)MathSciNetCrossRefzbMATHGoogle Scholar
  4. 4.
    Bae, K., Ölveczky, P.C., Al-Nayeem, A., Meseguer, J.: Synchronous AADL and its formal analysis in Real-Time Maude (To appear). In: Proc. ICFEM’11. lncs, sv (2011)Google Scholar
  5. 5.
    Bae, K., Ölveczky, P.C., Feng, T.H., Lee, E.A., Tripakis, S.: Verifying hierarchical Ptolemy II discrete-event models using Real-Time Maude (To appear, doi:10.1016/j.scico.2010.10.002). scp (2011)Google Scholar
  6. 6.
    Basu, A., Bensalem, S., Bozga, M., Combaz, J., Jaber, M., Nguyen, T.-H., Sifakis, J.: Rigorous component-based system design using the BIP framework. IEEE Software 28(3), 41–48 (2011)CrossRefGoogle Scholar
  7. 7.
    Bjørk, J., Johnsen, E.B., Owe, O., Schlatte, R.: Lightweight time modeling in Timed Creol. In: Proc. RTRTS’10 (2010)Google Scholar
  8. 8.
    Boronat, A., Heckel, R., Meseguer, J.: Rewriting logic semantics and verification of model transformations. In: Chechik, M., Wirsing, M. (eds.) FASE 2009. LNCS, vol. 5503, Springer, Heidelberg (2009)CrossRefGoogle Scholar
  9. 9.
    Boronat, A., Meseguer, J.: An algebraic semantics for MOF. In: Fiadeiro, J.L., Inverardi, P. (eds.) FASE 2008. LNCS, vol. 4961, Springer, Heidelberg (2008)CrossRefGoogle Scholar
  10. 10.
    Boronat, A., Meseguer, J.: Algebraic semantics of OCL-constrained metamodel specifications. In: Brakhage, H. (ed.) GI-Fachtagung 1975. LNCS, vol. 33, Springer, Heidelberg (1975)Google Scholar
  11. 11.
    Boronat, A., Ölveczky, P.C.: Formal real-time model transformations in MOMENT2. In: Rosenblum, D.S., Taentzer, G. (eds.) FASE 2010. LNCS, vol. 6013, pp. 29–43. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  12. 12.
    Bozga, M., Graf, S., Ober, I., Ober, I., Sifakis, J.: The IF toolset. In: Bernardo, M., Corradini, F. (eds.) SFM-RT 2004. LNCS, vol. 3185, Springer, Heidelberg (2004)CrossRefGoogle Scholar
  13. 13.
    Bruni, R., Meseguer, J.: Semantic foundations for generalized rewrite theories. tcs 360(1-3), 386–414 (2006)MathSciNetCrossRefzbMATHGoogle Scholar
  14. 14.
    Cerone, A., Maggiolo-Schettini, A.: Time-based expressivity of time Petri nets for system specification. tcs 216(1-2), 1–53 (1999)MathSciNetCrossRefzbMATHGoogle Scholar
  15. 15.
    Clavel, M., Durán, F., Eker, S., Lincoln, P., Martí-Oliet, N., Bevilacqua, V., Talcott, C.: All About Maude - A High-Performance Logical Framework. LNCS, vol. 4350. Springer, Heidelberg (2007)zbMATHGoogle Scholar
  16. 16.
    Denker, G., García-Luna-Aceves, J.J., Meseguer, J., Ölveczky, P.C., Raju, Y., Smith, B., Talcott, C.: Specification and analysis of a reliable broadcasting protocol in Maude. In: 37th Annual Allerton Conference on Communication, Control, and Computation, University of Illinois (1999)Google Scholar
  17. 17.
    Ding, H., Zheng, C., Agha, G., Sha, L.: Automated verification of the dependability of object-oriented real-time systems. In: Proc. WORDS’03, IEEE Computer Society Press, Los Alamitos (2003)Google Scholar
  18. 18.
    Eker, J., Janneck, J.W., Lee, E.A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., Xiong, Y.: Taming heterogeneity—the Ptolemy approach. Proceedings of the IEEE 91(2), 127–144 (2003)CrossRefGoogle Scholar
  19. 19.
    Erlang home page.
  20. 20.
    França, R.B., Bodeveix, J.-P., Filali, M., Rolland, J.-F., Chemouil, D., Thomas, D.: The AADL behaviour annex - experiments and roadmap. In: Proc. ICECCS’07, IEEE Computer Society Press, Los Alamitos (2007)Google Scholar
  21. 21.
    Katelman, M., Meseguer, J., Hou, J.: Redesign of the LMST wireless sensor protocol through formal modeling and statistical model checking. In: Barthe, G., de Boer, F.S. (eds.) FMOODS 2008. LNCS, vol. 5051, Springer, Heidelberg (2008)CrossRefGoogle Scholar
  22. 22.
    Lepri, D., Ölveczky, P.C., Ábrahám, E.: Timed CTL model checking in Real-Time Maude. Submitted for publicationGoogle Scholar
  23. 23.
    Lien, E., Ölveczky, P.C.: Formal modeling and analysis of an IETF multicast protocol. In: Proc. SEFM’09, IEEE Computer Society Press, Los Alamitos (2009)Google Scholar
  24. 24.
    Meseguer, J.: Conditional rewriting logic as a unified model of concurrency. tcs 96, 73–155 (1992)MathSciNetCrossRefzbMATHGoogle Scholar
  25. 25.
    Meseguer, J.: Rewriting logic as a semantic framework for concurrency: a progress report. In: Sassone, V., Montanari, U. (eds.) CONCUR 1996. LNCS, vol. 1119, Springer, Heidelberg (1996)Google Scholar
  26. 26.
    Meseguer, J.: Membership algebra as a logical framework for equational specification. In: Parisi-Presicce, F. (ed.) WADT 1997. LNCS, vol. 1376, Springer, Heidelberg (1998)Google Scholar
  27. 27.
    Meseguer, J.: Research directions in rewriting logic. In: Berger, U., Schwichtenberg, H. (eds.) Computational Logic, NATO Advanced Study Institute, Marktoberdorf, Germany, July 29 – August 6, 1997. NATO ASI Series F: Computer and Systems Sciences 165, pp. 347–398. sv (1998)Google Scholar
  28. 28.
    Meseguer, J., Ölveczky, P.C.: Formalization and correctness of the PALS architectural pattern for distributed real-time systems. In: Dong, J.S., Zhu, H. (eds.) ICFEM 2010. LNCS, vol. 6447, Springer, Heidelberg (2010)CrossRefGoogle Scholar
  29. 29.
    Meseguer, J., Rosu, G.: The rewriting logic semantics project. tcs 373(3), 213–237 (2007)MathSciNetCrossRefzbMATHGoogle Scholar
  30. 30.
    Miller, S.P., Cofer, D.D., Sha, L., Meseguer, J., Al-Nayeem, A.: Implementing logical synchrony in integrated modular avionics. In: IEEE Computer Society Press, Los Alamitos (2009)Google Scholar
  31. 31.
    Neuhäußer, M.R., Noll, T.: Abstraction and model checking of core Erlang programs in Maude. entcs 176(4), 147–163 (2007)zbMATHGoogle Scholar
  32. 32.
    Ölveczky, P.C.: Towards formal modeling and analysis of networks of embedded medical devices in Real-Time Maude. In: Proc. SNPD’08, IEEE Computer Society Press, Los Alamitos (2008)Google Scholar
  33. 33.
    Ölveczky, P.C.: Formal model engineering for embedded systems using Real-Time Maude. Electronic Proceedings in Theoretical Computer Science 56, 3–13 (2011)CrossRefGoogle Scholar
  34. 34.
    Ölveczky, P.C., Boronat, A., Meseguer, J.: Formal semantics and analysis of behavioral AADL models in Real-Time Maude. In: Hatcliff, J., Zucca, E. (eds.) FMOODS 2010. LNCS, vol. 6117, pp. 47–62. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  35. 35.
    Ölveczky, P.C., Caccamo, M.: Formal simulation and analysis of the CASH scheduling algorithm in Real-Time Maude. In: Baresi, L., Heckel, R. (eds.) FASE 2006. LNCS, vol. 3922, Springer, Heidelberg (2006)CrossRefGoogle Scholar
  36. 36.
    Ölveczky, P.C., Boronat, A., Meseguer, J., Pek, E.: Formal semantics and analysis of behavioral AADL models in Real-Time Maude (2010), report,Google Scholar
  37. 37.
    Ölveczky, P.C., Meseguer, J.: Specification of real-time and hybrid systems in rewriting logic. tcs 285, 359–405 (2002)MathSciNetCrossRefzbMATHGoogle Scholar
  38. 38.
    Ölveczky, P.C., Meseguer, J.: Abstraction and completeness for Real-Time Maude. entcs 176(4), 5–27 (2007)zbMATHGoogle Scholar
  39. 39.
    Ölveczky, P.C., Meseguer, J.: Semantics and pragmatics of Real-Time Maude. Higher-Order and Symbolic Computation 20(1-2), 161–196 (2007)CrossRefzbMATHGoogle Scholar
  40. 40.
    Ölveczky, P.C., Meseguer, J.: The Real-Time Maude tool. In: Ramakrishnan, C.R., Rehof, J. (eds.) TACAS 2008. LNCS, vol. 4963, Springer, Heidelberg (2008)CrossRefGoogle Scholar
  41. 41.
    Ölveczky, P.C., Meseguer, J., Talcott, C.L.: Specification and analysis of the AER/NCA active network protocol suite in Real-Time Maude. Formal Methods in System Design 29(3), 253–293 (2006)CrossRefzbMATHGoogle Scholar
  42. 42.
    Ölveczky, P.C., Thorvaldsen, S.: Formal modeling, performance estimation, and model checking of wireless sensor network algorithms in Real-Time Maude. tcs 410(2-3), 254–280 (2009)MathSciNetCrossRefzbMATHGoogle Scholar
  43. 43.
    Rivera, J.E.: On the Semantics of Real-Time Domain Specific Modeling Languages. Ph.D. thesis, Universidad de Málaga (2010)Google Scholar
  44. 44.
    SAE AADL Team: AADL homepage (2009),
  45. 45.
    Rivera, J.E., Durán, F., Vallecillo, A.: On the behavioral semantics of real-time domain specific visual languages (see also the e-Motions web page In: Ölveczky, P.C. (ed.) WRLA 2010. LNCS, vol. 6381, Springer, Heidelberg (2010)
  46. 46.
    Srba, J.: Comparing the expressiveness of timed automata and timed extensions of Petri nets. In: Cassez, F., Jard, C. (eds.) FORMATS 2008. LNCS, vol. 5215, Springer, Heidelberg (2008)CrossRefGoogle Scholar
  47. 47.
    Steggles, L.J., Kosiuczenko, P.: A timed rewriting logic semantics for SDL: A case study of the alternating bit protocol. In: Proc. WRLA’98. entcs, vol. 15, Elsevier, Amsterdam (1998)Google Scholar
  48. 48.
    Viry, P.: Equational rules for rewriting logic. Theoretical Computer Science 285, 487–517 (2002)MathSciNetCrossRefzbMATHGoogle Scholar
  49. 49.
    Wang, F.: Formal verification of timed systems: A survey and perspective. Proceedings of the IEEE 92(8), 1283–1307 (2004)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Peter Csaba Ölveczky
    • 1
  1. 1.Department of InformaticsUniversity of OsloNorway

Personalised recommendations