Model Checking and Co-simulation of a Dynamic Task Dispatcher Circuit Using CADP

  • Etienne Lantreibecq
  • Wendelin Serwe
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6959)


The complexity of multiprocessor architectures for mobile multi-media applications renders their validation challenging. In addition, to provide the necessary flexibility, a part of the functionality is realized by software. Thus, a formal model has to take into account both hardware and software. In this paper we report on the use of LOTOS NT and CADP for the formal modeling and analysis of the DTD (Dynamic Task Dispatcher), a complex hardware block of an industrial hardware architecture developed by STMicroelectronics. Using LOTOS NT facilitated exploration of alternative design choices and increased the confidence in the DTD, by, on the one hand, automatic analysis of formal models easily understood by the architect of the DTD, and, on the other hand, co-simulation of the formal model with the implementation used for synthesis.


Model Check Idle Mode Execution Scheme Host Processor Multiprocessor Architecture 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Belinfante, A.F.E.: JTorX: A Tool for On-Line Model-Driven Test Derivation and Execution. In: Esparza, J., Majumdar, R. (eds.) TACAS 2010. LNCS, vol. 6015, pp. 266–270. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  2. 2.
    Bernstein, A.J.: Analysis of Programs for Parallel Processing. IEEE Transactions on Electronic Computers EC-15(5), 757–763 (1966)CrossRefzbMATHGoogle Scholar
  3. 3.
    Champelovier, D., Clerc, X., Garavel, H., Guerte, Y., McKinty, C., Powazny, V., Lang, F., Serwe, W., Smeding, G.: Reference Manual of the LOTOS NT to LOTOS Translator (Version 5.1). INRIA/VASY, pages 117 (December 2010)Google Scholar
  4. 4.
    Garavel, H., Lang, F., Mateescu, R., Serwe, W.: CADP 2010: A Toolbox for the Construction and Analysis of Distributed Processes. In: Abdulla, P.A., Leino, K.R.M. (eds.) TACAS 2011. LNCS, vol. 6605, pp. 372–387. Springer, Heidelberg (2011)CrossRefGoogle Scholar
  5. 5.
    Garavel, H., Serwe, W.: State Space Reduction for Process Algebra Specifications. Theoretical Comput. Sci. 351(2), 131–145 (2006)MathSciNetCrossRefzbMATHGoogle Scholar
  6. 6.
    Garavel, H., Sifakis, J.: Compilation and Verification of LOTOS Specifications. In: Proceedings of the 10th International Symposium on Protocol Specification, Testing and Verification. IFIP, pp. 379–394. North-Holland, Amsterdam (1990)Google Scholar
  7. 7.
    Garavel, H., Sighireanu, M.: Towards a Second Generation of Formal Description Techniques – Rationale for the Design of E-LOTOS. In: Proceedings of the 3rd International Workshop on Formal Methods for Industrial Critical Systems FMICS 1998, pp. 187–230 (May 1998) CWI. Invited lectureGoogle Scholar
  8. 8.
    Garavel, H., Thivolle, D.: Verification of GALS Systems by Combining Synchronous Languages and Process Calculi. In: Păsăreanu, C.S. (ed.) Model Checking Software. LNCS, vol. 5578, pp. 241–260. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  9. 9.
    Garavel, H., Viho, C., Zendri, M.: System Design of a CC-NUMA Multiprocessor Architecture using Formal Specification, Model-Checking, Co-Simulation, and Test Generation. Springer International Journal on Software Tools for Technology Transfer 3(3), 314–331 (2001)zbMATHGoogle Scholar
  10. 10.
    ISO/IEC. LOTOS — A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour. International Standard 8807, International Organization for Standardization (September 1989)Google Scholar
  11. 11.
    ISO/IEC. Enhancements to LOTOS (E-LOTOS). International Standard 15437:2001, International Organization for Standardization (September 2001)Google Scholar
  12. 12.
    Jard, C., Jéron, T.: TGV: Theory, Principles and Algorithms — A Tool for the Automatic Synthesis of Conformance Test Cases for Non-Deterministic Reactive Systems. Springer International Journal on Software Tools for Technology Transfer 7(4), 297–315 (2005)CrossRefGoogle Scholar
  13. 13.
    Mateescu, R., Thivolle, D.: A Model Checking Language for Concurrent Value-Passing Systems. In: Cuellar, J., Sere, K. (eds.) FM 2008. LNCS, vol. 5014, pp. 148–164. Springer, Heidelberg (2008)CrossRefGoogle Scholar
  14. 14.
    STMicroelectronics/CEA. Platform 2012: A Many-core programmable accelerator for Ultra-Efficient Embedded Computing in Nanometer Technology (November 2010),

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Etienne Lantreibecq
    • 1
  • Wendelin Serwe
    • 2
  1. 1.STMicroelectronicsGrenobleFrance
  2. 2.INRIA/LIGSt IsmierFrance

Personalised recommendations