Skip to main content

3DES Implementation Based on FPGA

  • Conference paper
Emerging Research in Web Information Systems and Mining (WISM 2011)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 238))

Included in the following conference series:

Abstract

In order to meet the demand of plenty continuous encrypting-deciphering, and meet the demand of enhancing the security of encrypting-deciphering algorithm, the fundamental technologies such as pipeline technology and finite state machine (FSM) are applied, 3DES encryption algorithm’s encryption chip’s circuit based on FPGA are designed and realized. On the platform of FPGA of Xilinx Virtex4 series, the ISE 10.1 development kits are used to realize the simulation confirmation and the logic synthesis. The result indicates that the 3DES cryptographic system’s speed is able to achieve 860.660Mbps and the encrypting-deciphering speed is greatly enhanced. The design could be used in network security products and other security equipment extensively.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Yang Bo. “Modern cryptology,” .Peiking: press house of Tsinghua university,200:3146:148-149.

    Google Scholar 

  2. Pan, W.: development and realization of DES encryption chip. Jinan university Master’s paper (June 2008)

    Google Scholar 

  3. Dang, Z., Zhang, G.: Design and realization of IP core in high speed3_DES algorithm. CPLA University of Information Science and Technology, Master’s paper (April 2007)

    Google Scholar 

  4. Shao, J., He, Z.: High speed realization of 3DES’ encryption algorithm, based on FPGA. Modern Electronic Technology 27(21), 55–57 (2004)

    Google Scholar 

  5. Li, Y., Song, R., Lei, J., Du, J.: Xilink FPGA Foundation of design (Version of VHDL). Press house of Xidian university, Xi’an (February 2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ren, F., Chen, L., Zhang, T. (2011). 3DES Implementation Based on FPGA. In: Zhiguo, G., Luo, X., Chen, J., Wang, F.L., Lei, J. (eds) Emerging Research in Web Information Systems and Mining. WISM 2011. Communications in Computer and Information Science, vol 238. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24273-1_29

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-24273-1_29

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-24272-4

  • Online ISBN: 978-3-642-24273-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics