Dynamic Reconfiguration in JPEG2000 Hardware Architecture

  • Ali Ahmadinia
  • Hernando Fernandez-Canque
  • Roberto Ramirez-Iniguez
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6883)


Reconfigurable hardware components such as Field Programmable Gate Arrays (FPGAs) are used more and more in embedded systems, since such components offer a sufficient capacity for a complete System on a Chip (SoC) with a high degree of flexibility. In order to use efficiently the dynamic reconfiguration possibility on such components, there is a need to exploit this feature on complex real-world applications. This paper proposes a dynamically reconfigurable architecture for JPEG2000 application. The dynamic reconfiguration of JPEG2000 enables us to use hardware resources more efficiently which reduces power consumption and increases the frame rate of image compression.


Frame Rate Discrete Wavelet Transform Field Programmable Gate Array Image Compression Fault Injection 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Alsolaim, A.M.: Dynamically Reconfigurable Architecture for Third Generation Mobile Systems. PhD thesis, Ohio University, School of Electrical Engineering and Computer Science, Ohio, OH, U.S.A. (2002)Google Scholar
  2. 2.
    Antoni, L., Leveugle, R., Fehér, B.: Using Run-Time Reconfiguration for Fault Injection Applications. IEEE Transactions on Instrumentation and Measurement 52(5), 1468–1473 (2003)CrossRefGoogle Scholar
  3. 3.
    Atmel Inc.: ATMEL FPSLIC applications (2004),
  4. 4.
    Swaminathan, S., Tessier, R., Goeckel, D., Burleson, W.: A Dynamically Reconfigurable Adaptive Viterbi Decoder. In: International Symposium on Field Programmable Gate Arrays(FPGA), Monterey, CA, U.S.A., pp. 227–236 (2002)Google Scholar
  5. 5.
    Gause, J., Cheung, P., Luk, W.: Reconfigurable Computing for Shape-adaptive Video Processing. IEE Proceedings - Computers and Digital Techniques 151(5), 313–320 (2004)CrossRefGoogle Scholar
  6. 6.
    MacBeth, J., Lysaght, P.: Dynamically Reconfigurable Cores. In: Field-Programmable Logic and Applications, International Workshop, Belfast, Northern Ireland, U.K., pp. 462–472 (2001)Google Scholar
  7. 7.
    Bourennane, E., Bouchoux, S., Mitáran, J., Paindavoine, M., Bouillant, S.: Cost Comparison of Image Rotation Implementations on Statically and Dynamically Reconfigurable FPGAs. In: International Conference on Acoustics, Speech, and Signal Processing (ICASSP), Orlando, FL, U.S.A., pp. 3176–3179 (2002)Google Scholar
  8. 8.
    Scalera, J., Jones, M.: A Run-Time Reconfigurable Plug-In for the Winamp MP3 Player. In: IEEE Symp. on FPGAs and Custom Computing Machines (FCCM), Napa, CA, U.S.A., pp. 319–320 (2000)Google Scholar
  9. 9.
    ISO/IEC JTC1/SC29/WG1 N1646R: JPEG (2000), Part I Final Committee Draft Version 1.0.,
  10. 10.
    Lian, C.J., Chen, K.F., Chen, H.H., Chen, L.G.: Analysis and Architecture Design of Block-Coding Engine for EBCOT in JPEG 2000. IEEE Transaction on Circuits and Systems for Video Technology 13(3), 219–230 (2003)CrossRefGoogle Scholar
  11. 11.
    Taubman, D.: High Performance Scalable Image Compression with EBCOT. IEEE Transactions on Image Processing 9(7), 1158–1170 (2000)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Ali Ahmadinia
    • 1
  • Hernando Fernandez-Canque
    • 1
  • Roberto Ramirez-Iniguez
    • 1
  1. 1.School of Engineering and ComputingGlasgow Caledonian UniversityScotland, UK

Personalised recommendations