Abstract
This paper presents a novel stand-alone method for overcoming a singular system matrix in Model-Order Reduction (MOR) algorithms, which would otherwise foil successful algorithm operation and thus reduction. The basic idea of the method is to locate and identify the circuit areas that generate the singularities to the system matrix prior to MOR, and exclude these from the reduction. The method is applicable to any netlist-in–netlist-out type MOR method.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Odabasioglu, A., Celik, M., Pileggi, L.T.: PRIMA: passive reduced-order interconnect macromodeling algorithm. IEEE Trans. CAD, 17, 645–654 (1998)
Su, Y.F., Wang, J., Zeng, X., Bai, Z.: SAPOR: second-order arnoldi method for passive order reduction of RCS circuits. In: Proceedings of ICCAD’04, pp. 74–79. San Jose, California, Nov (2004)
Freund, R.W.: SPRIM: structure-preserving reduced-order interconnect macromodeling. In: Proceedings of ICCAD’04, pp. 80–87. Nov (2004)
Liao, H., Dai,W.W.-M.: Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels. In: Proceedings of ICCAD 1995, pp. 704–709. (1995)
Miettinen, P., Honkala, M., Roos, J., Valtonen, M.: PartMOR: Partitioning-based realizable model-order reduction method for RLC circuits. IEEE Trans. CAD, 30(3), 374–387, (2011)
Yu, H., Shi, Y., He, L., Smart, D.: A fast block structure preserving model order reduction for inverse inductance circuits. In: Proceedings of ICCAD’06, pp. 7–12. San Jose, California, Nov (2006)
Aaltonen, S., Order reduction of interconnect circuits. Licentiate Thesis, Helsinki University of Technology (2003)
Chua, L.O., Lin, P.-M.: Algorithms and computational techniques: computer-aided analysis of electronic circuits. Prentice-Hall, Englewood Cliffs (1975)
Anderson, E., Bai, Z., Bischof, C., Blackford, S., Demmel, J., Dongarra, J., Du Croz, J., Greenbaum, A., Hammerling S., McKenney A., Sorensen, D.: LAPACK user’s guide, 3rd edn. SIAM, Philadelphia (1999)
Davis, T. A., Palamadai Natarajan, E.: Algorithm 907: KLU, a direct sparse solver for circuit simulation problems. ACM Trans. Math. Softw., 37, 36:1–36:17 (2010)
Karypis, G., Kumar, V.: hMETIS, A Hypergraph Partitioning Package (Version 1.5.3). (2007) http://glaros.dtc.umn.edu/gkhome/metis/hmetis/
Matsumoto, Y., Tanji, Y., Tanaka, M.: Efficient SPICE-Netlist representation of reduced-order interconnect model. In: Proceedings of ECCTD 2001, vol. 2, pp. 145–148. (2001)
Acknowledgements
This work was partially funded by the Graduate School in Electronics, Telecommunications and Automation (GETA). Financial support from the Nokia Foundation and the Foundation of Walter Ahlström is acknowledged.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Miettinen, P., Honkala, M., Roos, J., Valtonen, M. (2012). Improving Model-Order Reduction Methods by Singularity Exclusion. In: Michielsen, B., Poirier, JR. (eds) Scientific Computing in Electrical Engineering SCEE 2010. Mathematics in Industry(), vol 16. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-22453-9_41
Download citation
DOI: https://doi.org/10.1007/978-3-642-22453-9_41
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-22452-2
Online ISBN: 978-3-642-22453-9
eBook Packages: Mathematics and StatisticsMathematics and Statistics (R0)