Abstract
This manuscript describes a brief introduction of information environment and HPC machines at JAIST (Japan Advanced Institute of Science and Technology) and shows our efforts to achieve effective parallel processing on these platform composed of a wide variety of heterogeneous HPC machines. As an example of our efforts, we present an infrastructure that monitors dynamic loop nests and detect data dependences. We demonstrate that these provide not only useful hints for compilers and expert parallel programmers but also the inevitable for runtime parallelization with speculative executions.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Aho, A.V., Lam, M.S., Sethi, R., Ullman, J.D.: Compilers: Principles, Techniques, and Tools (2nd Edition). Addison Wesley (2006)
Ammons, G., et al.: Exploiting hardware performance counters with flow and context sensitive profiling. In: Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, pp. 85–96 (1997)
Chen, T., J.Lin, W.Hsu, Yew, P.C.: Data dependence profiling for speculative optimization. In: In The Proceedings of the 14th International Conference on Compiler Construction, pp. 57–62 (2004)
Cormen, T.H., Leiserson, C.E., Rivest, R.L., Stein, C.: Introduction to Algorithms, Third Edition. The MIT Press (2009)
Havlak, P.: Nesting of reducible and irreducible loops. ACM Trans. Program. Lang. Syst. 19(4), 557–567 (1997)
Liao, C., et al.: Effective source-to-source outlining to support whole program empirical optimization. In: The 22nd International Workshop on Languages and Compilers for Parallel Computing (2009)
Lin, J., Chen, T., Hsu, W.C., Yew, P.C., Ju, R.D.C., Ngai, T.F., Chan, S.: A compiler framework for speculative optimizations. ACM Trans. Archit. Code Optim. 1(3), 247–271 (2004)
Luk, C.K., et al.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, pp. 190–200 (2005)
Moseley, T., et al.: Identifying potential parallelism via loop-centric profiling. In: Proceedings of the 4th international conference on Computing frontiers, pp. 143–152 (2007)
von Praun, C., Bordawekar, R., Cascaval, C.: Modeling optimistic concurrency using quantitative dependence analysis. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, pp. 185–196 (2008)
Sato, Y., Inoguchi, Y., Nakamura, T.: On-the-fly detection of precise loop nests across procedures on a dynamic binary translation system. In: 2011 ACM International Conference on Computing Frontiers (2011)
Tiwari, A., et al.: A scalable auto-tuning framework for compiler optimization. In: Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing, pp. 1–12 (2009)
Wu, P., Kejariwal, A., Caşcaval, C.: Compiler-driven dependence profiling to guide program parallelization. In: Languages and Compilers for Parallel Computing: 21th International Workshop, LCPC 2008, pp. 232–248 (2008)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sato, Y. (2011). HPC Systems at JAIST and Development of Dynamic Loop Monitoring Tools Toward Runtime Parallelization. In: Resch, M., Wang, X., Bez, W., Focht, E., Kobayashi, H., Roller, S. (eds) High Performance Computing on Vector Systems 2011. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-22244-3_5
Download citation
DOI: https://doi.org/10.1007/978-3-642-22244-3_5
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-22243-6
Online ISBN: 978-3-642-22244-3
eBook Packages: Mathematics and StatisticsMathematics and Statistics (R0)