Abstract
SAR ADC is the best choice for low-power and high-resolution application in signal processing systems, since it is fit to work in midst rate per conversion (MSPS, GSPS). In order to guide trade-off design better, this paper starts with analyzing the advantages and disadvantages of known FoMs (figure of merits) of traditional SAR ADC. To keep the characteristic of minimum merit values and grasp the feature of bright distinctive degrees, one novel FoM of SAR ADC was built with five key parameters. Total four kinds of FoMs were compared with convinced data from 15 pieces latest literatures, including Q (based on 2-parameter), FoM 0 (based on 3-parameter), and FoM 4 (based on 2-parameter). As interesting results, the compromised design parameters region had gained. This work may provide SAR ADC designers one new practical evaluation function for efficient optimization design future.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Adachi, R., Landis, D., Madden, N., Silver, E., LeGros, M.: A Low Power 12-bit ADC for Nuclear Instrumentation. In: Nuclear Science Symposium and Medical Imaging Conference, vol. 1, pp. 365–367 (1992)
Gosling, W.: Twenty Years of ATE. In: Proceeding of International Test Conference, pp. 3–6 (1989)
Baker, R.J.: CMOS Circuit Design, Layout, and Simulation (Book Review, 2nd edn.). Circuits and Devices Magazine 22(3), 37 (2006)
Analog-to-Digital-Converters: AD7986, http://www.analog.com
ADC Performance Survey (1997,2008), http://www.stanford.edu
21_Century SAR ADC (in Chinese), http://www.analog.com
Li, J., Maloberti, F.: Pipeline of Successive Approximation Converters with Optimum Power Merit Factor. In: 9th International Conference on Electronics, Circuits and Systems, vol. 1, pp. 17–20 (2002)
To Realize Undersampling with Reasonable Choice of High-Speed ADC (in Chinese), http://www.eaw.com.cn
Lee, H.-S.: Zero-Crossing-Based Ultra-Low-Power A/D Converters. Proceedings of the IEEE 98(2), 315–332 (2010)
Xiang, F., Srinivasan, V., Wills, J., Granacki, J., LaCoss, J., Choma, J.: CMOS 12 bits 50kS/s Micropower SAR and Dual-Slope Hybrid ADC. In: 52nd IEEE International Midwest Symposium on Circuits and Systems, pp. 180–183 (2009)
Jiang, T., Liu, W., Zhong, F.Y., Zhong, C., Chiang, P.Y.: Single-Channel, 1.25-GS/s, 6-bit, Loop-Unrolled Asynchronous SAR-ADC in 40nm-CMOS. In: Custom Integrated Circuits Conference (CICC), pp. 1–4 (2010)
Chin, S.-M., Hsieh, C.-C., Chiu, C.-F., Tsai, H.-H.: A New Rail-to-Rail Comparator with Adaptive Power Control for Low Power SAR ADCs in Biomedical Application. In: 2010 IEEE International Symposium on Circuits and Systems, pp. 1575–1578 (2010)
Chen, F., Chandrakasan, A.P., Stojanović, V.: A Low-Power Area-Efficient Switching Scheme for Charge-Sharing DACs in SAR ADCs. In: Custom Integrated Circuits Conference (CICC), pp. 1–4 (2010)
Cho, Y.-K., Jeon, Y.-D., Nam, J.-W., Kwon, J.-K.: A 9-bit 80 MS/s Successive Approximation Register Analog-to-Digital Converter with A Capacitor Reduction Technique. IEEE Transactions on Circuits and Systems II: Express Briefs 57(7), 502–506 (2010)
Lin, Y.-Z., Liu, C.-C., Huang, G.-Y., Shyu, Y.-T., Chang, S.-J.: A 9-bit 150-MS/s 1.53-mW Subranged SAR ADC in 90-nm CMOS. In: 2010 IEEE Symposium on VLSI Circuits (VLSIC), pp. 243–244 (2010)
Yoshioka, M., Ishikawa, K., Takayama, T., Tsukamoto, S.: A 10b 50MS/s 820μW SAR ADC with On-Chip Digital Calibration. In: International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 384–385 (2010)
Harpe, P., Zhou, C., Wang, X., Dolmans, G., de-Groot, H.: A 30fJ/Conversion-Step 8b 0-to-10MS/s Asynchronous SAR ADC in 90nm CMOS. In: International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 388–389 (2010)
Furuta, M., Nozawa, M., Itakura, T.: A 0.06mm2 8.9b ENOB 40MS/s Pipelined SAR ADC in 65nm CMOS. In: International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 382–383 (2010)
Liu, C.-C., Chang, S.-J., Huang, G.-Y., Lin, Y.-Z., Huang, C.-M., Huang, C.-H., Bu, L., Tsai, C.-C.: A 10b 100MS/s 1.13mW SAR ADC with Binary-Scaled Error Compensation. In: International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers, pp. 386–387 (2010)
Liu, C.-C., Chang, S.-J., Huang, G.-Y., Lin, Y.-Z.: A 10-bit 50-MS/s SAR ADC with A Monotonic Capacitor Switching Procedure. IEEE Journal of Solid-State Circuits 45(4), 731–740 (2010)
Zhu, Y., Chan, C.-H., Chio, U.-F., Sin, S.-W., Seng-Pan, U., Martins, R.P., Maloberti, F.: A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS. IEEE Journal of Solid-State Circuits 45(6), 1111–1121 (2010)
Liu, C.-C., Chang, S.-J., Huang, G.-Y., Lin, Y.-Z., Huang, C.-M.: A 1V 11fJ/Conversion-Step 10bit 10MS/s Asynchronous SAR ADC in 0.18μm CMOS. In: 2010 IEEE Symposium on VLSI Circuits (VLSIC), pp. 241–242 (2010)
Yoshioka, M., Ishikawa, K., Takayama, T., Tsukamoto, S.: A 10-b 50-MS/s 820-μW SAR ADC with On-Chip Digital Calibration. IEEE Transactions on Biomedical Circuits and Systems 4(6), part 1, 410–416 (2010)
Liu, W., Huang, P., Chiu, Y.: A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC Achieving over 90dB SFDR. In: International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 380–381 (2010)
Lee, C.C., Flynn, M.P.: A SAR-Assisted Two-Stage Pipeline ADC. IEEE Journal of Solid-State Circuits 46(4), 859–869 (2010)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hu, L., Li, W. (2011). Research on FoMs of SAR ADC. In: Wan, X. (eds) Electrical Power Systems and Computers. Lecture Notes in Electrical Engineering, vol 99. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-21747-0_132
Download citation
DOI: https://doi.org/10.1007/978-3-642-21747-0_132
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-21746-3
Online ISBN: 978-3-642-21747-0
eBook Packages: EngineeringEngineering (R0)