Design and Development of a CPU Scheduler Simulator for Educational Purposes Using SDL

  • Manuel Rodríguez-Cayetano
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6598)


This paper presents the design and development of a CPU scheduler simulator using SDL. This simulator enables us to study the behavior of one level and multilevel queue scheduling algorithms (including the real-time ones), and to obtain performance statistics for algorithm evaluation. In addition, a multi-platform graphical user interface, based on the Tcl/Tk language, has been developed to simplify the simulator use. The paper also presents our experiences in using SDL for the specification of CPU scheduling algorithms for educational purposes.


Operating systems CPU scheduling simulation GUI Tcl/Tk 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Tcl Developer Xchange,
  2. 2.
    Burns, A., Wellings, A.: Real-Time Systems and Programming Languages. Addison-Wesley, Reading (2002)zbMATHGoogle Scholar
  3. 3.
    CodePlex: CPU Scheduling Simulator (April 2008),
  4. 4.
    IBM: Telelogic SDL Suite 6.3 User’s Manual (September 2009)Google Scholar
  5. 5.
    International Telecommunication Union: Recommendation Z.120, Message Sequence Chart (MSC) (April 2004),
  6. 6.
    International Telecommunication Union: Recommendation Z.100, Specification and Description Language (SDL) (November 2007),
  7. 7.
    Ontko, R.: MOSS Scheduling Simulator User Guide (May 2001),
  8. 8.
    Robbins, S.: Using the Process Scheduling Simulator (January 2007),
  9. 9.
    Silberschatz, A., Galvin, P.B., Gagne, G.: Operating System Concepts. John Wiley & Sons, Chichester (2005)zbMATHGoogle Scholar
  10. 10.
    Stallings, W.: Operating Systems: Internals and Design Principles. Prentice-Hall, Englewood Cliffs (2005)Google Scholar
  11. 11.
    Tanenbaum, A.S., Woodhull, A.S.: Operating Systems: Design and Implementation. Prentice-Hall International, Englewood Cliffs (2009)Google Scholar
  12. 12.
    Tang, J.: Taccle: Tcl LALR Parser Generator (July 2008),
  13. 13.
    Tang, J.: Fickle: Tcl Lexical Analyzer Generator (July 2010),
  14. 14.
    Weller, J.: CPU Scheduler Application. University of Alaska Anchorage (March 2006),

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Manuel Rodríguez-Cayetano
    • 1
  1. 1.Department of Signal Theory and Telematics EngineeringUniversity of ValladolidValladolidSpain

Personalised recommendations